{"id":"https://openalex.org/W4311214625","doi":"https://doi.org/10.1109/dcis55711.2022.9970056","title":"Speeding up FPGA Prototyping on Space Programs with HLS Workflow. Use Case: Video Compression On-board Satellites","display_name":"Speeding up FPGA Prototyping on Space Programs with HLS Workflow. Use Case: Video Compression On-board Satellites","publication_year":2022,"publication_date":"2022-11-16","ids":{"openalex":"https://openalex.org/W4311214625","doi":"https://doi.org/10.1109/dcis55711.2022.9970056"},"language":"en","primary_location":{"id":"doi:10.1109/dcis55711.2022.9970056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis55711.2022.9970056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042185883","display_name":"Yubal Barrios","orcid":"https://orcid.org/0000-0001-6186-9971"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Yubal Barrios","raw_affiliation_strings":["Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria,Spain","Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria,Spain","institution_ids":["https://openalex.org/I119635470"]},{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058944846","display_name":"Rom\u00e9n Neris","orcid":"https://orcid.org/0000-0002-5033-9809"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Romen Neris","raw_affiliation_strings":["Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria,Spain","Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria,Spain","institution_ids":["https://openalex.org/I119635470"]},{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081480792","display_name":"Ra\u00fal Guerra","orcid":"https://orcid.org/0000-0002-4303-3051"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Raul Guerra","raw_affiliation_strings":["Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria,Spain","Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria,Spain","institution_ids":["https://openalex.org/I119635470"]},{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051957436","display_name":"Sebasti\u00e1n L\u00f3pez","orcid":"https://orcid.org/0000-0002-2360-6721"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Sebastian Lopez","raw_affiliation_strings":["Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria,Spain","Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria,Spain","institution_ids":["https://openalex.org/I119635470"]},{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047871791","display_name":"Roberto Sarmiento","orcid":"https://orcid.org/0000-0002-4843-0507"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Roberto Sarmiento","raw_affiliation_strings":["Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria,Spain","Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria,Spain","institution_ids":["https://openalex.org/I119635470"]},{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I119635470"],"apc_list":null,"apc_paid":null,"fwci":0.4639,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.5338257,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"01","last_page":"06"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7777304649353027},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7394227981567383},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6948320865631104},{"id":"https://openalex.org/keywords/workflow","display_name":"Workflow","score":0.6495814323425293},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6425704956054688},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6151761412620544},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.5623234510421753},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4420109987258911},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.41002407670021057},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3910647928714752},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08973640203475952}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7777304649353027},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7394227981567383},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6948320865631104},{"id":"https://openalex.org/C177212765","wikidata":"https://www.wikidata.org/wiki/Q627335","display_name":"Workflow","level":2,"score":0.6495814323425293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6425704956054688},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6151761412620544},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.5623234510421753},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4420109987258911},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.41002407670021057},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3910647928714752},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08973640203475952},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis55711.2022.9970056","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis55711.2022.9970056","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W7060617","https://openalex.org/W1556480271","https://openalex.org/W1981175410","https://openalex.org/W2166029537","https://openalex.org/W2171318521","https://openalex.org/W2343695530","https://openalex.org/W2488129218","https://openalex.org/W2793159345","https://openalex.org/W2800690434","https://openalex.org/W2953292703","https://openalex.org/W3209568461","https://openalex.org/W4210535121","https://openalex.org/W4225975032","https://openalex.org/W4234365604"],"related_works":["https://openalex.org/W2037960874","https://openalex.org/W2091330445","https://openalex.org/W4313341326","https://openalex.org/W1973069902","https://openalex.org/W2269990635","https://openalex.org/W1567432572","https://openalex.org/W2139127070","https://openalex.org/W2119904701","https://openalex.org/W4234221021","https://openalex.org/W2159184138"],"abstract_inverted_index":{"The":[0,159],"complexity":[1,55],"of":[2,31,56,88,114,124,135,198],"electronics":[3],"systems":[4],"has":[5],"increased":[6],"in":[7,33,46,153,196,208],"the":[8,16,34,48,54,57,69,86,90,125,133,146,166,171,174,179,205,209],"last":[9],"years,":[10],"which":[11,94],"is":[12,61,106,150,163,188],"mainly":[13],"motivated":[14],"by":[15,20],"computational":[17],"capabilities":[18],"offered":[19],"technologies":[21],"such":[22,67],"as":[23,68],"FPGAs":[24],"and":[25,50,78,100,109,155,190,201],"SoCs.":[26],"This":[27,60,83],"requires":[28],"a":[29,62,110,140,182],"change":[30],"paradigm":[32],"design":[35,58,99,111,126,138],"methodology,":[36,93,139],"since":[37],"traditional":[38],"workflows":[39],"based":[40,144],"on":[41,145,157,181],"RTL":[42],"descriptions":[43],"can":[44,118],"prolong":[45],"excess":[47],"development":[49],"verification":[51,101],"time":[52],"when":[53],"increases.":[59],"bottleneck":[63],"for":[64,178],"certain":[65],"applications,":[66],"space":[70,112],"industry,":[71],"where":[72],"mission":[73],"programs":[74],"are":[75,80,194],"hardly":[76],"constrained":[77],"delays":[79],"not":[81],"allowed.":[82],"work":[84],"analyses":[85],"alternative":[87],"following":[89,136],"High-Level":[91],"Synthesis":[92],"allows":[95],"to":[96,131,169],"reduce":[97],"both":[98],"time.":[102],"In":[103],"addition,":[104],"prototyping":[105],"also":[107],"accelerated":[108],"exploration":[113],"complex":[115],"hardware":[116],"architectures":[117],"be":[119],"performed":[120],"at":[121],"early":[122],"stages":[123],"flow.":[127],"As":[128],"use":[129],"case":[130],"demonstrate":[132],"viability":[134],"this":[137],"video":[141],"compression":[142,161],"chain":[143,162],"CCSDS":[147],"123.0-B-2":[148],"standard":[149],"fully":[151],"developed":[152],"HLS":[154],"implemented":[156],"FPGA.":[158],"designed":[160],"detailed,":[164],"including":[165],"directives":[167],"inserted":[168],"optimize":[170],"design.":[172],"Finally,":[173],"test":[175],"set-up":[176],"employed":[177],"validation":[180],"Xilinx":[183],"Kintex":[184],"UltraScale":[185],"XCKU040":[186],"FPGA":[187],"explained":[189],"some":[191],"preliminary":[192],"results":[193],"presented":[195],"terms":[197],"resources":[199],"utilization":[200],"frame":[202],"rate,":[203],"accomplishing":[204],"objectives":[206],"defined":[207],"H2020":[210],"VIDEO":[211],"project.":[212]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}