{"id":"https://openalex.org/W4311415703","doi":"https://doi.org/10.1109/dcis55711.2022.9970026","title":"Customizing the CVA6 RISC-V Core to Integrate Posit and Quire Instructions","display_name":"Customizing the CVA6 RISC-V Core to Integrate Posit and Quire Instructions","publication_year":2022,"publication_date":"2022-11-16","ids":{"openalex":"https://openalex.org/W4311415703","doi":"https://doi.org/10.1109/dcis55711.2022.9970026"},"language":"en","primary_location":{"id":"doi:10.1109/dcis55711.2022.9970026","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis55711.2022.9970026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060625857","display_name":"David Mallas\u00e9n","orcid":"https://orcid.org/0000-0002-0166-834X"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"David Mallasen","raw_affiliation_strings":["Facultad de Inform&#x00E1;tica Universidad Complutense de Madrid,Madrid,Spain,28040"],"raw_orcid":"https://orcid.org/0000-0002-0166-834X","affiliations":[{"raw_affiliation_string":"Facultad de Inform&#x00E1;tica Universidad Complutense de Madrid,Madrid,Spain,28040","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062634471","display_name":"Ra\u00fal Murillo","orcid":"https://orcid.org/0000-0003-0204-0797"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Raul Murillo","raw_affiliation_strings":["Facultad de Ciencias F&#x00ED;sicas Universidad Complutense de Madrid,Madrid,Spain,28040"],"raw_orcid":"https://orcid.org/0000-0003-0204-0797","affiliations":[{"raw_affiliation_string":"Facultad de Ciencias F&#x00ED;sicas Universidad Complutense de Madrid,Madrid,Spain,28040","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000493005","display_name":"Alberto A. Del Barrio","orcid":"https://orcid.org/0000-0002-6769-1200"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Alberto A. Del Barrio","raw_affiliation_strings":["Facultad de Inform&#x00E1;tica Universidad Complutense de Madrid,Madrid,Spain,28040"],"raw_orcid":"https://orcid.org/0000-0002-6769-1200","affiliations":[{"raw_affiliation_string":"Facultad de Inform&#x00E1;tica Universidad Complutense de Madrid,Madrid,Spain,28040","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040019079","display_name":"Guillermo Botella","orcid":"https://orcid.org/0000-0002-0848-2636"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Guillermo Botella","raw_affiliation_strings":["Facultad de Inform&#x00E1;tica Instituto de Tecnolog&#x00ED;a del Conocimiento Universidad Complutense de Madrid,Madrid,Spain,28040"],"raw_orcid":"https://orcid.org/0000-0002-0848-2636","affiliations":[{"raw_affiliation_string":"Facultad de Inform&#x00E1;tica Instituto de Tecnolog&#x00ED;a del Conocimiento Universidad Complutense de Madrid,Madrid,Spain,28040","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041013586","display_name":"Lu\u00eds Pi\u00f1uel","orcid":"https://orcid.org/0000-0002-3049-828X"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Luis Pinuel","raw_affiliation_strings":["Facultad de Ciencias F&#x00ED;sicas Universidad Complutense de Madrid,Madrid,Spain,28040"],"raw_orcid":"https://orcid.org/0000-0002-3049-828X","affiliations":[{"raw_affiliation_string":"Facultad de Ciencias F&#x00ED;sicas Universidad Complutense de Madrid,Madrid,Spain,28040","institution_ids":["https://openalex.org/I121748325"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047526101","display_name":"Manuel Prieto","orcid":"https://orcid.org/0000-0003-0687-3737"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Manuel Prieto-Matias","raw_affiliation_strings":["Facultad de Inform&#x00E1;tica Instituto de Tecnolog&#x00ED;a del Conocimiento Universidad Complutense de Madrid,Madrid,Spain,28040"],"raw_orcid":"https://orcid.org/0000-0003-0687-3737","affiliations":[{"raw_affiliation_string":"Facultad de Inform&#x00E1;tica Instituto de Tecnolog&#x00ED;a del Conocimiento Universidad Complutense de Madrid,Madrid,Spain,28040","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I121748325"],"apc_list":null,"apc_paid":null,"fwci":1.4976,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.82249742,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"01","last_page":"06"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.770560622215271},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5624156594276428},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.4896548390388489},{"id":"https://openalex.org/keywords/aka","display_name":"AKA","score":0.45770856738090515},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3926863670349121},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.34388917684555054},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.31932348012924194},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2787613868713379}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.770560622215271},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5624156594276428},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.4896548390388489},{"id":"https://openalex.org/C121158502","wikidata":"https://www.wikidata.org/wiki/Q4652161","display_name":"AKA","level":2,"score":0.45770856738090515},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3926863670349121},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.34388917684555054},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.31932348012924194},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2787613868713379},{"id":"https://openalex.org/C161191863","wikidata":"https://www.wikidata.org/wiki/Q199655","display_name":"Library science","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis55711.2022.9970026","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis55711.2022.9970026","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 37th Conference on Design of Circuits and Integrated Circuits (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W2207050309","https://openalex.org/W2743322459","https://openalex.org/W2908782257","https://openalex.org/W2936567838","https://openalex.org/W2944526643","https://openalex.org/W2948396960","https://openalex.org/W2955474694","https://openalex.org/W3022461635","https://openalex.org/W3035792641","https://openalex.org/W3090047463","https://openalex.org/W3113606433","https://openalex.org/W3152828401","https://openalex.org/W3158073526","https://openalex.org/W3159032828","https://openalex.org/W3173500132","https://openalex.org/W3196851536","https://openalex.org/W3211238175","https://openalex.org/W4200429237","https://openalex.org/W4206377087","https://openalex.org/W4285194636","https://openalex.org/W4286656557","https://openalex.org/W4287773840","https://openalex.org/W6742278618","https://openalex.org/W6803951876"],"related_works":["https://openalex.org/W2538644970","https://openalex.org/W4376881175","https://openalex.org/W4310584696","https://openalex.org/W4237840813","https://openalex.org/W2128502296","https://openalex.org/W4385730960","https://openalex.org/W1998013902","https://openalex.org/W2993622674","https://openalex.org/W1833044483","https://openalex.org/W4382053335"],"abstract_inverted_index":{"The":[0],"posit":[1,60,72,86,98,118],"representation":[2],"for":[3,51,85,89,116,164,180,199],"real":[4],"numbers,":[5],"aka":[6],"Unum-v3,":[7],"is":[8,107,190],"an":[9],"alternative":[10],"to":[11,23,143,150,157,161],"substitute":[12],"the":[13,20,24,57,66,90,110,125,133,136,152,158,165,175,195],"IEEE":[14,120,186],"754":[15,121,187],"standard":[16,33],"and":[17,35,74,99,113,119,155,185],"thus":[18],"mitigate":[19],"inherent":[21],"problems":[22],"construction":[25],"of":[26,92,127,135,177],"floating-point":[27],"numbers.":[28],"Nonetheless,":[29],"posits":[30,182],"are":[31],"not":[32],"yet,":[34],"previously":[36],"there":[37],"was":[38,63],"no":[39],"approach,":[40],"neither":[41],"academically":[42],"nor":[43],"industrially,":[44],"which":[45],"implemented":[46],"a":[47,82,103],"fully":[48,70],"compliant":[49],"core":[50,62,112,160],"deploying":[52],"this":[53,144],"novel":[54],"format.":[55],"Recently,":[56],"open-source":[58],"PERCIVAL":[59,106],"RISC-V":[61,83,167],"presented":[64],"as":[65],"first":[67],"work":[68],"that":[69],"integrates":[71],"arithmetic":[73,201],"quire":[75,100,141,184],"capabilities":[76],"into":[77],"hardware.":[78],"In":[79],"addition,":[80],"Xposit,":[81],"extension":[84],"operations":[87],"allows":[88],"compilation":[91],"C":[93],"programs":[94],"with":[95,140,183],"inline":[96],"assembly":[97],"instructions.":[101],"As":[102],"study":[104],"platform,":[105],"based":[108],"on":[109],"CVA6":[111,159],"has":[114],"support":[115,163,179],"both":[117,181],"formats,":[122],"further":[123],"permitting":[124],"comparison":[126],"these":[128],"representations.":[129],"This":[130,189],"paper":[131],"details":[132],"microarchitecture":[134],"Posit":[137],"Arithmetic":[138],"Unit":[139],"added":[142],"core.":[145],"It":[146],"also":[147],"describes":[148],"how":[149],"perform":[151],"necessary":[153],"additions":[154],"modifications":[156],"add":[162],"Xposit":[166],"custom":[168],"extension.":[169],"Furthermore,":[170],"FPGA":[171],"synthesis":[172],"results":[173],"highlight":[174],"cost":[176],"including":[178],"formats.":[188],"done":[191],"by":[192],"breaking":[193],"down":[194],"area":[196],"resources":[197],"needed":[198],"every":[200],"configuration.":[202]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
