{"id":"https://openalex.org/W3107246804","doi":"https://doi.org/10.1109/dcis51330.2020.9268671","title":"Data flow analysis from UML/MARTE models based on binary traces","display_name":"Data flow analysis from UML/MARTE models based on binary traces","publication_year":2020,"publication_date":"2020-11-18","ids":{"openalex":"https://openalex.org/W3107246804","doi":"https://doi.org/10.1109/dcis51330.2020.9268671","mag":"3107246804"},"language":"en","primary_location":{"id":"doi:10.1109/dcis51330.2020.9268671","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis51330.2020.9268671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/10902/20814","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077809133","display_name":"H\u00e9ctor Posadas","orcid":"https://orcid.org/0000-0002-1427-7524"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Hector Posadas","raw_affiliation_strings":["University of Cantabria, Santander, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003320344","display_name":"Javier Merino","orcid":"https://orcid.org/0000-0002-9099-4189"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Javier Merino","raw_affiliation_strings":["University of Cantabria, Santander, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032788928","display_name":"Eugenio Villar","orcid":"https://orcid.org/0000-0002-6541-6176"},"institutions":[{"id":"https://openalex.org/I13134134","display_name":"Universidad de Cantabria","ror":"https://ror.org/046ffzj20","country_code":"ES","type":"education","lineage":["https://openalex.org/I13134134"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Eugenio Villar","raw_affiliation_strings":["University of Cantabria, Santander, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Cantabria, Santander, Spain","institution_ids":["https://openalex.org/I13134134"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I13134134"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12810","display_name":"Real-time simulation and control systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8345130681991577},{"id":"https://openalex.org/keywords/unified-modeling-language","display_name":"Unified Modeling Language","score":0.7532210350036621},{"id":"https://openalex.org/keywords/trace","display_name":"TRACE (psycholinguistics)","score":0.6579718589782715},{"id":"https://openalex.org/keywords/applications-of-uml","display_name":"Applications of UML","score":0.5702193975448608},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.5301414728164673},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5059661269187927},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4978945255279541},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.45343083143234253},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.4407731890678406},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.42354488372802734},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.40547841787338257},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2989150881767273},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2416917383670807},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.10528334975242615},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08333051204681396}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8345130681991577},{"id":"https://openalex.org/C145644426","wikidata":"https://www.wikidata.org/wiki/Q169411","display_name":"Unified Modeling Language","level":3,"score":0.7532210350036621},{"id":"https://openalex.org/C75291252","wikidata":"https://www.wikidata.org/wiki/Q1315756","display_name":"TRACE (psycholinguistics)","level":2,"score":0.6579718589782715},{"id":"https://openalex.org/C41298492","wikidata":"https://www.wikidata.org/wiki/Q4781506","display_name":"Applications of UML","level":4,"score":0.5702193975448608},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.5301414728164673},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5059661269187927},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4978945255279541},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.45343083143234253},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.4407731890678406},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.42354488372802734},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.40547841787338257},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2989150881767273},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2416917383670807},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.10528334975242615},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08333051204681396},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dcis51330.2020.9268671","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis51330.2020.9268671","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:repositorio.unican.es:10902/20814","is_oa":true,"landing_page_url":"http://hdl.handle.net/10902/20814","pdf_url":null,"source":{"id":"https://openalex.org/S4306400398","display_name":"UCrea (University of Cantabria)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I13134134","host_organization_name":"Universidad de Cantabria","host_organization_lineage":["https://openalex.org/I13134134"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"XXXV Conference on Design of Circuits and Integrated Systems, DCIS, Segovia, 2020, 210-215","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:repositorio.unican.es:10902/20814","is_oa":true,"landing_page_url":"http://hdl.handle.net/10902/20814","pdf_url":null,"source":{"id":"https://openalex.org/S4306400398","display_name":"UCrea (University of Cantabria)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I13134134","host_organization_name":"Universidad de Cantabria","host_organization_lineage":["https://openalex.org/I13134134"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"XXXV Conference on Design of Circuits and Integrated Systems, DCIS, Segovia, 2020, 210-215","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W8367442","https://openalex.org/W131810691","https://openalex.org/W1549644356","https://openalex.org/W1782489095","https://openalex.org/W1980360906","https://openalex.org/W2003846483","https://openalex.org/W2107465592","https://openalex.org/W2144433126","https://openalex.org/W2242847901","https://openalex.org/W2530345271","https://openalex.org/W2601288278","https://openalex.org/W2612471461","https://openalex.org/W3082667084","https://openalex.org/W3100571116","https://openalex.org/W4236541261","https://openalex.org/W4255793837","https://openalex.org/W4301000707","https://openalex.org/W6605341115","https://openalex.org/W6632870444","https://openalex.org/W6785085560"],"related_works":["https://openalex.org/W2083641877","https://openalex.org/W2387087283","https://openalex.org/W2368891820","https://openalex.org/W207211690","https://openalex.org/W4256577339","https://openalex.org/W3119629122","https://openalex.org/W1971046215","https://openalex.org/W2162768729","https://openalex.org/W1553991707","https://openalex.org/W2073951592"],"abstract_inverted_index":{"The":[0,132],"design":[1,16,34,71,82,112,160],"of":[2,14,56,64,140],"increasingly":[3],"complex":[4],"embedded":[5],"systems":[6],"requires":[7],"powerful":[8],"solutions":[9],"from":[10,76,127],"the":[11,15,54,106,128,136,141,146,155,158],"very":[12],"beginning":[13],"process.":[17],"Model":[18],"Based":[19],"Design":[20],"(MBD)":[21],"and":[22,44,90,114,124,138],"early":[23],"simulation":[24],"have":[25],"proven":[26],"to":[27,31,37,74,104,153],"be":[28],"capable":[29],"technologies":[30,72],"perform":[32],"initial":[33,129],"space":[35,83],"analysis":[36,126,139],"optimize":[38],"system":[39,86],"design.":[40],"Traditional":[41],"MBD":[42],"methods":[43],"tools":[45],"typically":[46],"rely":[47],"on":[48,135],"fixed":[49],"elements,":[50],"which":[51],"makes":[52],"difficult":[53],"evaluation":[55,115],"different":[57,147,159],"platform":[58],"configurations,":[59],"communication":[60],"alternatives":[61],"or":[62,157],"models":[63],"computation.":[65],"Addressing":[66],"these":[67],"challenges":[68,107],"require":[69],"flexible":[70],"able":[73,103],"support,":[75],"a":[77,99,151],"high-level":[78],"abstract":[79],"model,":[80],"full":[81],"exploration,":[84],"including":[85,117],"specification,":[87],"binary":[88],"generation":[89],"performance":[91],"evaluation.":[92],"In":[93],"this":[94,96],"context,":[95],"paper":[97],"proposes":[98],"UML/MARTE":[100],"based":[101],"approach":[102,133],"address":[105],"mentioned":[108],"above":[109],"by":[110],"improving":[111],"flexibility":[113],"capabilities,":[116],"automatic":[118],"code":[119],"generation,":[120],"trace":[121,125],"execution":[122],"collection":[123],"UML":[130],"models.":[131],"focuses":[134],"definition":[137],"paths":[142],"data":[143],"follow":[144],"through":[145],"application":[148],"components,":[149],"as":[150],"way":[152],"understand":[154],"behavior":[156],"solutions.":[161]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2020-12-07T00:00:00"}