{"id":"https://openalex.org/W3106784823","doi":"https://doi.org/10.1109/dcis51330.2020.9268634","title":"Evaluation of a Reduced Precision Redundancy FFT Design","display_name":"Evaluation of a Reduced Precision Redundancy FFT Design","publication_year":2020,"publication_date":"2020-11-18","ids":{"openalex":"https://openalex.org/W3106784823","doi":"https://doi.org/10.1109/dcis51330.2020.9268634","mag":"3106784823"},"language":"en","primary_location":{"id":"doi:10.1109/dcis51330.2020.9268634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis51330.2020.9268634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082150628","display_name":"Luis A. Garc\u00eda-Astudillo","orcid":"https://orcid.org/0000-0001-7287-4477"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. A. Garcia-Astudillo","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073896117","display_name":"Almudena Lindoso","orcid":"https://orcid.org/0000-0001-5870-6493"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Lindoso","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":null,"display_name":"M. Portela","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Portela","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"last","author":{"id":"https://openalex.org/A5022411878","display_name":"Luis Entrena","orcid":"https://orcid.org/0000-0001-6021-165X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"L. Entrena","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3122,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58548522,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"1","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.9485543966293335},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.7855440378189087},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7206634283065796},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6487606167793274},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.6015533208847046},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5601389408111572},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5571632385253906},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5166366696357727},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.45724084973335266},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.30176758766174316},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17545515298843384},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.07734155654907227}],"concepts":[{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.9485543966293335},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.7855440378189087},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7206634283065796},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6487606167793274},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.6015533208847046},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5601389408111572},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5571632385253906},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5166366696357727},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.45724084973335266},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.30176758766174316},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17545515298843384},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.07734155654907227},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis51330.2020.9268634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis51330.2020.9268634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1966095865","https://openalex.org/W1970885193","https://openalex.org/W1976834654","https://openalex.org/W2002442027","https://openalex.org/W2076602574","https://openalex.org/W2099760530","https://openalex.org/W2107740459","https://openalex.org/W2111126919","https://openalex.org/W2116473596","https://openalex.org/W2153079001","https://openalex.org/W2524860678","https://openalex.org/W2775429807","https://openalex.org/W2782573760","https://openalex.org/W2898329321","https://openalex.org/W2901285592","https://openalex.org/W2903732333","https://openalex.org/W2980921307","https://openalex.org/W6650898146","https://openalex.org/W6676503097"],"related_works":["https://openalex.org/W58658798","https://openalex.org/W3114375939","https://openalex.org/W2797678940","https://openalex.org/W2759696718","https://openalex.org/W2359816675","https://openalex.org/W2000379092","https://openalex.org/W2153096481","https://openalex.org/W2148616436","https://openalex.org/W2152497502","https://openalex.org/W2102525122"],"abstract_inverted_index":{"Fault-tolerant":[0],"designs":[1],"for":[2],"space":[3],"applications":[4],"on":[5],"SRAM-based":[6],"FPGAs":[7],"typically":[8],"require":[9],"Distributed":[10],"Triple":[11,17],"Modular":[12,18],"Redundancy":[13,19,52],"(DTMR)":[14],"or":[15],"Block":[16],"(BTMR)":[20],"to":[21,31,45,77,124],"mitigate":[22],"faults":[23],"induced":[24],"by":[25,79],"ionizing":[26],"radiation.":[27],"These":[28],"methods":[29],"lead":[30],"a":[32,59,85,93],"large":[33],"area":[34,62],"overhead,":[35],"which,":[36],"in":[37],"turn,":[38],"can":[39],"make":[40],"the":[41,46,69,99,110,115,125],"design":[42],"more":[43],"susceptible":[44],"radiation":[47],"effects.":[48],"The":[49],"Reduced":[50],"Precision":[51],"(RPR)":[53],"technique":[54,72],"has":[55],"been":[56],"proposed":[57],"as":[58,92],"trade-off":[60],"between":[61],"overhead":[63],"and":[64,75,114],"reliability.":[65],"In":[66],"this":[67],"work,":[68],"RPR":[70,101],"hardening":[71],"is":[73],"reviewed":[74],"compared":[76],"TMR":[78,126],"performing":[80],"fault":[81],"injection":[82],"campaigns":[83],"using":[84],"hardened":[86],"Fast":[87],"Fourier":[88],"Transform":[89],"(FFT)":[90],"block":[91],"case":[94],"study.":[95],"Results":[96],"show":[97],"that":[98],"implemented":[100],"not":[102],"only":[103],"saves":[104],"FPGA":[105],"resources,":[106],"but":[107],"also":[108],"reduces":[109],"critical":[111],"error":[112],"rate":[113],"impact":[116],"of":[117],"Common":[118],"Mode":[119],"Failures":[120],"(CMF)":[121],"with":[122],"respect":[123],"solution.":[127]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}