{"id":"https://openalex.org/W3110615018","doi":"https://doi.org/10.1109/dcis51330.2020.9268622","title":"An ultra-low power deep sub-micron fast start-up circuit with added line regulation","display_name":"An ultra-low power deep sub-micron fast start-up circuit with added line regulation","publication_year":2020,"publication_date":"2020-11-18","ids":{"openalex":"https://openalex.org/W3110615018","doi":"https://doi.org/10.1109/dcis51330.2020.9268622","mag":"3110615018"},"language":"en","primary_location":{"id":"doi:10.1109/dcis51330.2020.9268622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis51330.2020.9268622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020928869","display_name":"Asghar Bahramali","orcid":"https://orcid.org/0000-0003-1307-3498"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Asghar Bahramali","raw_affiliation_strings":["IPTC, E.T.S.I. Telecomunicacion, Universidad Polit\u00e9cnica de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IPTC, E.T.S.I. Telecomunicacion, Universidad Polit\u00e9cnica de Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045572211","display_name":"Marisa L\u00f3pez\u2010Vallejo","orcid":"https://orcid.org/0000-0002-3833-524X"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Marisa Lopez-Vallejo","raw_affiliation_strings":["IPTC, E.T.S.I. Telecomunicacion, Universidad Polit\u00e9cnica de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IPTC, E.T.S.I. Telecomunicacion, Universidad Polit\u00e9cnica de Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000478256","display_name":"Carlos Alberto L\u00f3pez Barrio","orcid":"https://orcid.org/0000-0002-2423-5272"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos Lopez Barrio","raw_affiliation_strings":["IPTC, E.T.S.I. Telecomunicacion, Universidad Polit\u00e9cnica de Madrid, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IPTC, E.T.S.I. Telecomunicacion, Universidad Polit\u00e9cnica de Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I88060688"],"apc_list":null,"apc_paid":null,"fwci":0.451,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60061885,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/discrete-circuit","display_name":"Discrete circuit","score":0.6989665031433105},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.6138086318969727},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5419412851333618},{"id":"https://openalex.org/keywords/diode-or-circuit","display_name":"Diode-or circuit","score":0.5409215092658997},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.5262547731399536},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5224806070327759},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5211248993873596},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5183519124984741},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5133754014968872},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5132718086242676},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4661969244480133},{"id":"https://openalex.org/keywords/line","display_name":"Line (geometry)","score":0.4606902599334717},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45058342814445496},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.35378241539001465},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.34590816497802734},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.30493882298469543}],"concepts":[{"id":"https://openalex.org/C188058453","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Discrete circuit","level":4,"score":0.6989665031433105},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.6138086318969727},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5419412851333618},{"id":"https://openalex.org/C171065743","wikidata":"https://www.wikidata.org/wiki/Q5279089","display_name":"Diode-or circuit","level":5,"score":0.5409215092658997},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.5262547731399536},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5224806070327759},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5211248993873596},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5183519124984741},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5133754014968872},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5132718086242676},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4661969244480133},{"id":"https://openalex.org/C198352243","wikidata":"https://www.wikidata.org/wiki/Q37105","display_name":"Line (geometry)","level":2,"score":0.4606902599334717},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45058342814445496},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.35378241539001465},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.34590816497802734},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.30493882298469543},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis51330.2020.9268622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis51330.2020.9268622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 XXXV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1631994932","https://openalex.org/W2024179912","https://openalex.org/W2036742271","https://openalex.org/W2070779665","https://openalex.org/W2146513064","https://openalex.org/W2170398047","https://openalex.org/W2759323665","https://openalex.org/W2998832402","https://openalex.org/W3147616483","https://openalex.org/W6633675854","https://openalex.org/W6685139661","https://openalex.org/W6922348791"],"related_works":["https://openalex.org/W2390607226","https://openalex.org/W2355158303","https://openalex.org/W2021028930","https://openalex.org/W4248817664","https://openalex.org/W2996087333","https://openalex.org/W2744643496","https://openalex.org/W2383721701","https://openalex.org/W2391252725","https://openalex.org/W2375888161","https://openalex.org/W3034130800"],"abstract_inverted_index":{"In":[0,17,42],"this":[1,43],"paper":[2],"an":[3],"ultra":[4],"low":[5,34],"power":[6],"consumption":[7],"(in":[8],"the":[9,18,45,49,79,88,93,110,120,124,150,156],"range":[10],"of":[11,48,62,81,92,109,122,149],"pW)":[12],"start-up":[13,112],"circuit":[14,20,50,55,77,97,113,133],"is":[15,51,106,115,134],"introduced.":[16],"proposed":[19,76,111],"configuration":[21],"no":[22],"resistor":[23],"nor":[24],"capacitor":[25],"are":[26,40,152],"included":[27,154],"and":[28,136],"only":[29],"normal":[30,89],"CMOS":[31],"devices":[32],"with":[33,119],"device":[35],"count":[36],"(only":[37],"three":[38],"devices)":[39],"used.":[41],"manner":[44],"active":[46,90],"area":[47],"extremely":[52],"reduced.":[53],"The":[54,75,132,146],"shows":[56],"a":[57,84,107,139],"very":[58],"fast":[59],"reaction":[60],"time":[61,73],"less":[63],"than":[64],"2\u03bcs":[65],"that":[66],"makes":[67],"it":[68],"attractive":[69],"for":[70],"many":[71],"real":[72],"applications.":[74],"has":[78],"feature":[80],"acting":[82],"as":[83],"composite":[85],"transistor":[86],"in":[87,117,128,138,155],"mode":[91],"targeted":[94],"self":[95],"biased":[96,126],"helping":[98],"to":[99],"improve":[100],"its":[101],"line":[102,118],"regulation":[103],"performance.":[104],"This":[105],"benefit":[108],"which":[114],"completely":[116],"purpose":[121],"using":[123,143],"self-":[125],"configurations":[127],"voltage":[129],"reference":[130],"circuits.":[131],"designed":[135],"simulated":[137],"commercial":[140],"40nm":[141],"technology":[142],"Cadence":[144],"tools.":[145],"parasitic":[147],"effects":[148],"layout":[151],"also":[153],"simulations.":[157]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}