{"id":"https://openalex.org/W3000027639","doi":"https://doi.org/10.1109/dcis201949030.2019.8959897","title":"Design of Integrated Control Circuits for mm-Wave Phased Arrays in 55-nm BiCMOS","display_name":"Design of Integrated Control Circuits for mm-Wave Phased Arrays in 55-nm BiCMOS","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3000027639","doi":"https://doi.org/10.1109/dcis201949030.2019.8959897","mag":"3000027639"},"language":"en","primary_location":{"id":"doi:10.1109/dcis201949030.2019.8959897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis201949030.2019.8959897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013139227","display_name":"David del Rio","orcid":"https://orcid.org/0000-0002-8164-6545"},"institutions":[{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"David del Rio","raw_affiliation_strings":["Tecnun - University of Navarra, San Sebasti\u00e1n, Spain"],"affiliations":[{"raw_affiliation_string":"Tecnun - University of Navarra, San Sebasti\u00e1n, Spain","institution_ids":["https://openalex.org/I88155538"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068364921","display_name":"Andoni Irizar","orcid":null},"institutions":[{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Andoni Irizar","raw_affiliation_strings":["Tecnun - University of Navarra, San Sebasti\u00e1n, Spain"],"affiliations":[{"raw_affiliation_string":"Tecnun - University of Navarra, San Sebasti\u00e1n, Spain","institution_ids":["https://openalex.org/I88155538"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072443220","display_name":"I\u00f1aki Gurutzeaga","orcid":"https://orcid.org/0000-0002-1089-6731"},"institutions":[{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Inaki Gurutzeaga","raw_affiliation_strings":["Tecnun - University of Navarra, San Sebasti\u00e1n, Spain"],"affiliations":[{"raw_affiliation_string":"Tecnun - University of Navarra, San Sebasti\u00e1n, Spain","institution_ids":["https://openalex.org/I88155538"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075492879","display_name":"Ainhoa Rezola","orcid":"https://orcid.org/0000-0002-2510-6595"},"institutions":[{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Ainhoa Rezola","raw_affiliation_strings":["Tecnun - University of Navarra, San Sebasti\u00e1n, Spain"],"affiliations":[{"raw_affiliation_string":"Tecnun - University of Navarra, San Sebasti\u00e1n, Spain","institution_ids":["https://openalex.org/I88155538"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079283578","display_name":"Roc Berenguer","orcid":"https://orcid.org/0000-0003-0313-7152"},"institutions":[{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Roc Berenguer","raw_affiliation_strings":["Tecnun - University of Navarra, San Sebasti\u00e1n, Spain"],"affiliations":[{"raw_affiliation_string":"Tecnun - University of Navarra, San Sebasti\u00e1n, Spain","institution_ids":["https://openalex.org/I88155538"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032494233","display_name":"Juan F. Sevillano","orcid":"https://orcid.org/0000-0001-8097-8436"},"institutions":[{"id":"https://openalex.org/I88155538","display_name":"Universidad de Navarra","ror":"https://ror.org/02rxc7m23","country_code":"ES","type":"education","lineage":["https://openalex.org/I88155538"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan F. Sevillano","raw_affiliation_strings":["Tecnun - University of Navarra, San Sebasti\u00e1n, Spain"],"affiliations":[{"raw_affiliation_string":"Tecnun - University of Navarra, San Sebasti\u00e1n, Spain","institution_ids":["https://openalex.org/I88155538"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5013139227"],"corresponding_institution_ids":["https://openalex.org/I88155538"],"apc_list":null,"apc_paid":null,"fwci":0.4769,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.66719056,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/bicmos","display_name":"BiCMOS","score":0.7020058035850525},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.6336910128593445},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6226542592048645},{"id":"https://openalex.org/keywords/phased-array","display_name":"Phased array","score":0.555084764957428},{"id":"https://openalex.org/keywords/transceiver","display_name":"Transceiver","score":0.5200740694999695},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5062369704246521},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.46125850081443787},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4499755799770355},{"id":"https://openalex.org/keywords/least-significant-bit","display_name":"Least significant bit","score":0.4481033682823181},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4277764856815338},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4258260428905487},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.4226610064506531},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.4044015407562256},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3729739189147949},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.3565254211425781},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2640988230705261},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.17795869708061218},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.17461469769477844},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1427602469921112},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10683563351631165},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09319812059402466}],"concepts":[{"id":"https://openalex.org/C62427370","wikidata":"https://www.wikidata.org/wiki/Q173416","display_name":"BiCMOS","level":4,"score":0.7020058035850525},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.6336910128593445},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6226542592048645},{"id":"https://openalex.org/C55494473","wikidata":"https://www.wikidata.org/wiki/Q727898","display_name":"Phased array","level":3,"score":0.555084764957428},{"id":"https://openalex.org/C7720470","wikidata":"https://www.wikidata.org/wiki/Q954187","display_name":"Transceiver","level":3,"score":0.5200740694999695},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5062369704246521},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.46125850081443787},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4499755799770355},{"id":"https://openalex.org/C4305246","wikidata":"https://www.wikidata.org/wiki/Q3885225","display_name":"Least significant bit","level":2,"score":0.4481033682823181},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4277764856815338},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4258260428905487},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.4226610064506531},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.4044015407562256},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3729739189147949},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.3565254211425781},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2640988230705261},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.17795869708061218},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.17461469769477844},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1427602469921112},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10683563351631165},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09319812059402466},{"id":"https://openalex.org/C21822782","wikidata":"https://www.wikidata.org/wiki/Q131214","display_name":"Antenna (radio)","level":2,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis201949030.2019.8959897","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis201949030.2019.8959897","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.6200000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2011158189","https://openalex.org/W2017358755","https://openalex.org/W2108324407","https://openalex.org/W2132924735","https://openalex.org/W2381074797","https://openalex.org/W2566607453","https://openalex.org/W2735947351","https://openalex.org/W2763860877","https://openalex.org/W2796757579","https://openalex.org/W2912744688","https://openalex.org/W2985849463","https://openalex.org/W6740850120"],"related_works":["https://openalex.org/W2181446147","https://openalex.org/W2303580201","https://openalex.org/W828573108","https://openalex.org/W2186545136","https://openalex.org/W2809764294","https://openalex.org/W2164559095","https://openalex.org/W1961387627","https://openalex.org/W4387426686","https://openalex.org/W2380150769","https://openalex.org/W2366127074"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3],"design":[4,39],"of":[5,34,40,66,102],"different":[6],"control":[7,31],"circuits":[8],"for":[9,85],"integrated":[10,42],"D-band":[11],"phased-array":[12],"transceivers,":[13],"implemented":[14,113],"using":[15],"a":[16,32,56,64,70,99,115],"55-nm":[17],"BiCMOS":[18],"process.":[19],"An":[20],"SPI":[21],"slave":[22],"controller":[23],"is":[24,28,47,60],"first":[25],"presented,":[26,61],"which":[27,50,62],"able":[29],"to":[30,81,94,104],"bank":[33],"sixteen":[35],"8-bit":[36,58],"registers.":[37],"The":[38,76,107],"an":[41],"ring-oscillator":[43],"based":[44],"clock":[45,108],"generator":[46],"then":[48],"described,":[49],"oscillates":[51],"at":[52,98],"44":[53],"MHz.":[54],"Finally,":[55],"current-steering":[57],"DAC":[59,77,110],"provides":[63],"current":[65],"0-1.8":[67],"mA":[68],"with":[69],"DNL":[71],"lower":[72],"than":[73],"0.9":[74],"LSB.":[75],"can":[78],"be":[79],"used":[80],"generate":[82,95],"bias":[83],"currents":[84],"mm-wave":[86],"phase":[87],"shifters":[88],"and":[89,109],"amplifiers,":[90],"as":[91,93],"well":[92],"self-test":[96],"signals":[97],"sampling":[100],"frequency":[101],"up":[103],"100":[105],"MSPS.":[106],"have":[111],"been":[112],"on":[114],"test":[116],"chip":[117],"that":[118],"occupies":[119],"0.5":[120],"mm":[121],"\u00d7":[122],"0.4":[123],"mm.":[124]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}