{"id":"https://openalex.org/W2999424791","doi":"https://doi.org/10.1109/dcis201949030.2019.8959882","title":"Deep Packet Inspection Through Virtual Platforms using System-On-Chip FPGAs","display_name":"Deep Packet Inspection Through Virtual Platforms using System-On-Chip FPGAs","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W2999424791","doi":"https://doi.org/10.1109/dcis201949030.2019.8959882","mag":"2999424791"},"language":"en","primary_location":{"id":"doi:10.1109/dcis201949030.2019.8959882","is_oa":false,"landing_page_url":"http://doi.org/10.1109/dcis201949030.2019.8959882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058895136","display_name":"Raquel Le\u00f3n","orcid":"https://orcid.org/0000-0002-4287-3200"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Raquel Leon","raw_affiliation_strings":["Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain"],"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010926146","display_name":"Adrian Dominguez","orcid":null},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Adrian Dominguez","raw_affiliation_strings":["Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain"],"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033099381","display_name":"Pedro P. Carballo","orcid":"https://orcid.org/0000-0001-7912-8768"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Pedro P. Carballo","raw_affiliation_strings":["Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain"],"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015901595","display_name":"Antonio N\u00fa\u00f1ez","orcid":"https://orcid.org/0000-0003-1295-1594"},"institutions":[{"id":"https://openalex.org/I119635470","display_name":"Universidad de Las Palmas de Gran Canaria","ror":"https://ror.org/01teme464","country_code":"ES","type":"education","lineage":["https://openalex.org/I119635470"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Nunez","raw_affiliation_strings":["Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain"],"affiliations":[{"raw_affiliation_string":"Institute for Applied Microelectronics, University of Las Palmas de Gran Canaria, Las Palmas de Gran Canaria, Spain","institution_ids":["https://openalex.org/I119635470"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5058895136"],"corresponding_institution_ids":["https://openalex.org/I119635470"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.18940777,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7701869010925293},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7084387540817261},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6984549760818481},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.6145480871200562},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5655930638313293},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5377206206321716},{"id":"https://openalex.org/keywords/hardware-architecture","display_name":"Hardware architecture","score":0.4699088931083679},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4660898745059967},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.45539847016334534},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4376829266548157},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4207625389099121},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4130743145942688},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2923245429992676},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10865125060081482}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7701869010925293},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7084387540817261},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6984549760818481},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.6145480871200562},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5655930638313293},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5377206206321716},{"id":"https://openalex.org/C65232700","wikidata":"https://www.wikidata.org/wiki/Q5656403","display_name":"Hardware architecture","level":3,"score":0.4699088931083679},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4660898745059967},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.45539847016334534},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4376829266548157},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4207625389099121},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4130743145942688},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2923245429992676},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10865125060081482},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/dcis201949030.2019.8959882","is_oa":false,"landing_page_url":"http://doi.org/10.1109/dcis201949030.2019.8959882","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},{"id":"pmh:oai:accedacris.ulpgc.es:10553/70307","is_oa":false,"landing_page_url":"http://hdl.handle.net/10553/70307","pdf_url":null,"source":{"id":"https://openalex.org/S4306400136","display_name":"Acceda (Universidad de Las Palmas de Gran Canaria)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2019 XXXIV Conference on Design of Circuits and Integrated Systems (DCIS), Bilbao, Spain, 2019","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W124244495","https://openalex.org/W1522250664","https://openalex.org/W2020416861","https://openalex.org/W2134826720","https://openalex.org/W2151415616","https://openalex.org/W2178228987","https://openalex.org/W2344937602","https://openalex.org/W2488129218","https://openalex.org/W2579773951","https://openalex.org/W2588084981","https://openalex.org/W2626396178","https://openalex.org/W2730464772","https://openalex.org/W2746098685","https://openalex.org/W2772927508","https://openalex.org/W2911403207","https://openalex.org/W2917366689","https://openalex.org/W6605045863","https://openalex.org/W6631155369","https://openalex.org/W6759630410"],"related_works":["https://openalex.org/W4321442002","https://openalex.org/W2015265939","https://openalex.org/W2284072287","https://openalex.org/W2611067230","https://openalex.org/W2480201319","https://openalex.org/W2387706296","https://openalex.org/W2155788121","https://openalex.org/W4235469518","https://openalex.org/W362492756","https://openalex.org/W2281932057"],"abstract_inverted_index":{"Virtual":[0],"platforms":[1,97],"provide":[2],"a":[3,25,35,67],"full":[4],"hardware/software":[5,109],"platform":[6,37],"to":[7,20,57,113],"study":[8],"device":[9],"limitations":[10],"in":[11,75,88,111],"an":[12],"early":[13],"stages":[14],"of":[15,34,107],"the":[16,31,71,76,89,100,102,105,108],"design":[17],"flow":[18],"and":[19,98,104],"develop":[21],"software":[22,77],"without":[23],"requiring":[24],"physical":[26],"implementation.":[27],"This":[28],"paper":[29],"describes":[30],"development":[32],"process":[33],"virtual":[36,96],"for":[38,116],"Deep":[39],"Packet":[40],"Inspection":[41],"(DPI)":[42],"hardware":[43,90],"accelerators":[44],"by":[45],"using":[46],"Transaction":[47],"Level":[48],"Modeling":[49],"(TLM).":[50],"We":[51,92],"propose":[52],"two":[53,95],"DPI":[54],"architectures":[55],"oriented":[56],"System-on-Chip":[58],"FPGA.":[59],"The":[60,79],"first":[61],"architecture,":[62,65,81,84],"CPU-DMA":[63],"based":[64,83],"is":[66,85],"hybrid":[68],"CPU/FPGA":[69],"where":[70],"packets":[72],"are":[73],"filtered":[74],"domain.":[78,91],"second":[80],"Hardware-IP":[82],"mainly":[86],"implemented":[87],"have":[93],"created":[94],"performed":[99],"simulation,":[101],"debugging":[103],"analysis":[106],"features,":[110],"order":[112],"compare":[114],"results":[115],"both":[117],"architectures.":[118]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2020-01-23T00:00:00"}