{"id":"https://openalex.org/W2937108914","doi":"https://doi.org/10.1109/dcis.2018.8681492","title":"Estimation of the Optimal Accelerated Test Region for FinFET SRAMs Degraded by Front-End and Back-End Wearout Mechanisms","display_name":"Estimation of the Optimal Accelerated Test Region for FinFET SRAMs Degraded by Front-End and Back-End Wearout Mechanisms","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2937108914","doi":"https://doi.org/10.1109/dcis.2018.8681492","mag":"2937108914"},"language":"en","primary_location":{"id":"doi:10.1109/dcis.2018.8681492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis.2018.8681492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100422081","display_name":"Rui Zhang","orcid":"https://orcid.org/0000-0002-7610-2586"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rui Zhang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025591564","display_name":"Kexin Yang","orcid":"https://orcid.org/0000-0002-3630-1003"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kexin Yang","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014655929","display_name":"Taizhi Liu","orcid":"https://orcid.org/0000-0001-5057-4916"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taizhi Liu","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032107826","display_name":"Linda Milor","orcid":"https://orcid.org/0000-0002-8244-4793"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Linda Milor","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100422081"],"corresponding_institution_ids":["https://openalex.org/I130701444"],"apc_list":null,"apc_paid":null,"fwci":0.6438,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.72337673,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.866320013999939},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.766392707824707},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.658638596534729},{"id":"https://openalex.org/keywords/back-end-of-line","display_name":"Back end of line","score":0.6154316663742065},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.4969170391559601},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4691668450832367},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4417179226875305},{"id":"https://openalex.org/keywords/degradation","display_name":"Degradation (telecommunications)","score":0.4314208924770355},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36232975125312805},{"id":"https://openalex.org/keywords/mosfet","display_name":"MOSFET","score":0.2511066198348999},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2463298738002777},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2117297351360321},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17100724577903748},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15096518397331238},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.12519803643226624},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09002876281738281},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.0833689272403717},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.08146616816520691}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.866320013999939},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.766392707824707},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.658638596534729},{"id":"https://openalex.org/C2776628375","wikidata":"https://www.wikidata.org/wiki/Q4839229","display_name":"Back end of line","level":3,"score":0.6154316663742065},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.4969170391559601},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4691668450832367},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4417179226875305},{"id":"https://openalex.org/C2779679103","wikidata":"https://www.wikidata.org/wiki/Q5251805","display_name":"Degradation (telecommunications)","level":2,"score":0.4314208924770355},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36232975125312805},{"id":"https://openalex.org/C2778413303","wikidata":"https://www.wikidata.org/wiki/Q210793","display_name":"MOSFET","level":4,"score":0.2511066198348999},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2463298738002777},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2117297351360321},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17100724577903748},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15096518397331238},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.12519803643226624},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09002876281738281},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0833689272403717},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.08146616816520691},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis.2018.8681492","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis.2018.8681492","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1978730016","https://openalex.org/W1980582523","https://openalex.org/W1993597348","https://openalex.org/W2007719944","https://openalex.org/W2029040443","https://openalex.org/W2066949876","https://openalex.org/W2075614785","https://openalex.org/W2083090974","https://openalex.org/W2112903419","https://openalex.org/W2119716251","https://openalex.org/W2121496311","https://openalex.org/W2134869654","https://openalex.org/W2150056343","https://openalex.org/W2167541987","https://openalex.org/W2343169104","https://openalex.org/W2524772962","https://openalex.org/W2527438975","https://openalex.org/W2549803267","https://openalex.org/W2620759605","https://openalex.org/W2644623536","https://openalex.org/W2724130738","https://openalex.org/W2731798629","https://openalex.org/W2738898715","https://openalex.org/W2793395449","https://openalex.org/W2803645833","https://openalex.org/W2804152127","https://openalex.org/W2917856904","https://openalex.org/W6645551245","https://openalex.org/W6704400590","https://openalex.org/W6751507180"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W3150866391","https://openalex.org/W2905252662","https://openalex.org/W2112214579","https://openalex.org/W2310523918","https://openalex.org/W4200470254","https://openalex.org/W2019100519","https://openalex.org/W835874665","https://openalex.org/W2001201704"],"abstract_inverted_index":{"Advanced":[0],"FinFET":[1,70],"SRAMs":[2,18],"undergo":[3],"reliability":[4,55],"degradation":[5],"due":[6,128],"to":[7,32,46,129],"various":[8,73],"front-end":[9],"and":[10,54,86,105,146],"back-end":[11],"wearout":[12,22,43,74],"mechanisms.":[13],"The":[14,78],"design":[15],"of":[16,62],"reliable":[17],"benefits":[19],"from":[20],"accurate":[21],"models":[23],"that":[24,94],"are":[25,84],"calibrated":[26],"by":[27],"accelerated":[28,35,64],"test.":[29],"With":[30],"respect":[31],"testing,":[33],"the":[34,41,60,121,134],"conditions":[36],"which":[37],"can":[38,117],"help":[39],"separate":[40],"dominant":[42,79],"mechanisms":[44,75,83,123],"related":[45],"circuit":[47,99],"failure":[48],"is":[49,76,92],"crucial":[50],"for":[51,67,81,88,95],"model":[52],"calibration":[53],"prediction.":[56],"In":[57],"this":[58],"paper,":[59],"estimation":[61],"optimal":[63],"test":[65,112,144],"regions":[66,80,113,145],"a":[68,140],"14nm":[69],"SRAM":[71,97,135],"under":[72],"presented.":[77],"specific":[82],"compared":[85],"analyzed":[87],"effective":[89],"testing.":[90],"It":[91],"observed":[93],"our":[96],"example":[98],"only":[100],"bias":[101],"temperature":[102],"instability":[103],"(BTI)":[104],"middle-of-line":[106],"time-dependent":[107],"dielectric":[108],"breakdown":[109],"(MTDDB)":[110],"have":[111],"where":[114],"their":[115],"failures":[116],"be":[118,125],"isolated,":[119],"while":[120],"other":[122],"can't":[124],"extracted":[126],"individually":[127],"acceptable":[130],"regions'":[131],"overlap.":[132],"Meanwhile,":[133],"cell":[136],"activity":[137],"distribution":[138],"has":[139],"small":[141],"influence":[142],"on":[143],"selectivity.":[147]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}