{"id":"https://openalex.org/W2935866337","doi":"https://doi.org/10.1109/dcis.2018.8681481","title":"Performance-oriented Implementation of Hilbert Filters on FPGAs","display_name":"Performance-oriented Implementation of Hilbert Filters on FPGAs","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2935866337","doi":"https://doi.org/10.1109/dcis.2018.8681481","mag":"2935866337"},"language":"en","primary_location":{"id":"doi:10.1109/dcis.2018.8681481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis.2018.8681481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065298383","display_name":"Daniel Fortun","orcid":null},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"Daniel Fortun","raw_affiliation_strings":["Information Processing and Telecommunication Center (IPTC), Universidad Politecnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Information Processing and Telecommunication Center (IPTC), Universidad Politecnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014403597","display_name":"Carlos Garcia de la Cueva","orcid":null},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos Garcia de la Cueva","raw_affiliation_strings":["Information Processing and Telecommunication Center (IPTC), Universidad Politecnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Information Processing and Telecommunication Center (IPTC), Universidad Politecnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037543059","display_name":"Jes\u00fas Grajal","orcid":"https://orcid.org/0000-0001-8081-2815"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Jesus Grajal","raw_affiliation_strings":["Information Processing and Telecommunication Center (IPTC), Universidad Politecnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Information Processing and Telecommunication Center (IPTC), Universidad Politecnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045572211","display_name":"Marisa L\u00f3pez\u2010Vallejo","orcid":"https://orcid.org/0000-0002-3833-524X"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Marisa Lopez-Vallejo","raw_affiliation_strings":["Information Processing and Telecommunication Center (IPTC), Universidad Politecnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Information Processing and Telecommunication Center (IPTC), Universidad Politecnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5000478256","display_name":"Carlos Alberto L\u00f3pez Barrio","orcid":"https://orcid.org/0000-0002-2423-5272"},"institutions":[{"id":"https://openalex.org/I88060688","display_name":"Universidad Polit\u00e9cnica de Madrid","ror":"https://ror.org/03n6nwv02","country_code":"ES","type":"education","lineage":["https://openalex.org/I88060688"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Carlos Lopez Barrio","raw_affiliation_strings":["Information Processing and Telecommunication Center (IPTC), Universidad Politecnica de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Information Processing and Telecommunication Center (IPTC), Universidad Politecnica de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I88060688"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5065298383"],"corresponding_institution_ids":["https://openalex.org/I88060688"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.21567327,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8406854867935181},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7509632110595703},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.6891225576400757},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5580878257751465},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.532213568687439},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.502173662185669},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.501291036605835},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.45287689566612244},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3765450119972229},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3742607831954956},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1866033375263214}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8406854867935181},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7509632110595703},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.6891225576400757},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5580878257751465},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.532213568687439},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.502173662185669},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.501291036605835},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.45287689566612244},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3765450119972229},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3742607831954956},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1866033375263214},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis.2018.8681481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis.2018.8681481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1499739822","https://openalex.org/W2029811110","https://openalex.org/W2046938074","https://openalex.org/W2048459949","https://openalex.org/W2109622017","https://openalex.org/W2111130080","https://openalex.org/W2112992788","https://openalex.org/W2115452265","https://openalex.org/W2165447129","https://openalex.org/W2470141497"],"related_works":["https://openalex.org/W1876592433","https://openalex.org/W2083269738","https://openalex.org/W4210376836","https://openalex.org/W4210925376","https://openalex.org/W1633995705","https://openalex.org/W2596211269","https://openalex.org/W2360384790","https://openalex.org/W4232397253","https://openalex.org/W4235913033","https://openalex.org/W2039966832"],"abstract_inverted_index":{"FPGAs":[0,93],"can":[1],"implement":[2],"digital":[3],"signal":[4],"processing":[5,69],"algorithms":[6],"in":[7],"a":[8,75],"fast":[9],"and":[10],"efficient":[11,84],"way.":[12],"In":[13],"this":[14],"work":[15],"we":[16],"present":[17],"different":[18],"hardware":[19],"architectures":[20,64],"for":[21,35,63],"the":[22,25,36,57,95,98],"implementation":[23,58],"of":[24,38,59,70,97],"Hilbert":[26],"transform":[27,31],"on":[28],"FPGAs.":[29],"This":[30],"is":[32],"especially":[33],"useful":[34],"generation":[37],"analytic":[39],"signals":[40],"that":[41,65,82],"are":[42],"required":[43],"by":[44],"many":[45],"applications":[46],"(digital":[47],"demodulators,":[48],"PLLs,":[49],"electronic":[50],"warfare":[51],"receivers,":[52],"etc.).":[53],"We":[54],"have":[55],"explored":[56],"several":[60],"structures":[61],"looking":[62],"allow":[66],"real":[67],"time":[68],"high":[71],"input":[72],"rates":[73],"with":[74,91],"reasonable":[76],"area":[77],"overhead.":[78],"A":[79],"new":[80],"architecture":[81],"provides":[83],"computation":[85],"has":[86],"been":[87],"presented.":[88],"Experimental":[89],"results":[90],"Xilinx":[92],"show":[94],"feasibility":[96],"proposal.":[99]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}