{"id":"https://openalex.org/W2938142911","doi":"https://doi.org/10.1109/dcis.2018.8681479","title":"Design for Calibratability of a N-Integer Low-Frequency Phase-Locked Loop","display_name":"Design for Calibratability of a N-Integer Low-Frequency Phase-Locked Loop","publication_year":2018,"publication_date":"2018-11-01","ids":{"openalex":"https://openalex.org/W2938142911","doi":"https://doi.org/10.1109/dcis.2018.8681479","mag":"2938142911"},"language":"en","primary_location":{"id":"doi:10.1109/dcis.2018.8681479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis.2018.8681479","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078680490","display_name":"Rui Moutinho Teixeira","orcid":null},"institutions":[{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]}],"countries":["PT"],"is_corresponding":true,"raw_author_name":"Rui Moutinho Teixeira","raw_affiliation_strings":["Faculdade de Engenharia, U. Porto, Porto, Portugal"],"affiliations":[{"raw_affiliation_string":"Faculdade de Engenharia, U. Porto, Porto, Portugal","institution_ids":["https://openalex.org/I182534213"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078478784","display_name":"Jos\u00e9 Machado da Silva","orcid":"https://orcid.org/0000-0002-9160-9158"},"institutions":[{"id":"https://openalex.org/I182534213","display_name":"Universidade do Porto","ror":"https://ror.org/043pwc612","country_code":"PT","type":"education","lineage":["https://openalex.org/I182534213"]}],"countries":["PT"],"is_corresponding":false,"raw_author_name":"Jose Machado da Silva","raw_affiliation_strings":["Faculdade de Engenharia, U. Porto, Porto, Portugal"],"affiliations":[{"raw_affiliation_string":"Faculdade de Engenharia, U. Porto, Porto, Portugal","institution_ids":["https://openalex.org/I182534213"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078680490"],"corresponding_institution_ids":["https://openalex.org/I182534213"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18794404,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8820474147796631},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.6593909859657288},{"id":"https://openalex.org/keywords/sensitivity","display_name":"Sensitivity (control systems)","score":0.642471432685852},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.6394460797309875},{"id":"https://openalex.org/keywords/integer","display_name":"Integer (computer science)","score":0.6124987006187439},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5281118154525757},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5202133059501648},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.49697497487068176},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.491477370262146},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.4850739538669586},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.4817202687263489},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4641028642654419},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.4485463500022888},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4295789301395416},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.40589436888694763},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28040754795074463},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2622877061367035},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.21223056316375732},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19895604252815247},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.1446000337600708},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13928863406181335},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.09661287069320679}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8820474147796631},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.6593909859657288},{"id":"https://openalex.org/C21200559","wikidata":"https://www.wikidata.org/wiki/Q7451068","display_name":"Sensitivity (control systems)","level":2,"score":0.642471432685852},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6394460797309875},{"id":"https://openalex.org/C97137487","wikidata":"https://www.wikidata.org/wiki/Q729138","display_name":"Integer (computer science)","level":2,"score":0.6124987006187439},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5281118154525757},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5202133059501648},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.49697497487068176},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.491477370262146},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.4850739538669586},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.4817202687263489},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4641028642654419},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.4485463500022888},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4295789301395416},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.40589436888694763},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28040754795074463},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2622877061367035},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.21223056316375732},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19895604252815247},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.1446000337600708},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13928863406181335},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.09661287069320679},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/dcis.2018.8681479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/dcis.2018.8681479","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 Conference on Design of Circuits and Integrated Systems (DCIS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16","score":0.5299999713897705}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W164706946","https://openalex.org/W1997740198","https://openalex.org/W2007082003","https://openalex.org/W2014153506","https://openalex.org/W2074000654","https://openalex.org/W2119879470","https://openalex.org/W2126505587","https://openalex.org/W2127902188","https://openalex.org/W2128817857","https://openalex.org/W2145531809","https://openalex.org/W2158815746","https://openalex.org/W2162342448","https://openalex.org/W2287667525","https://openalex.org/W6606684576","https://openalex.org/W6695927597"],"related_works":["https://openalex.org/W2330020385","https://openalex.org/W2359366503","https://openalex.org/W2371350995","https://openalex.org/W2161157531","https://openalex.org/W2350523680","https://openalex.org/W2376731877","https://openalex.org/W3145870900","https://openalex.org/W2375072050","https://openalex.org/W2353586717","https://openalex.org/W2353997301"],"abstract_inverted_index":{"Process":[0],"variations":[1],"in":[2],"MOS":[3],"manufacturing":[4],"processes":[5],"tend":[6],"to":[7,15,28,36,72,80,96],"increase":[8],"within":[9],"each":[10],"new":[11],"technology":[12],"node,":[13],"leading":[14],"lower":[16],"production":[17],"yields,":[18],"particularly":[19],"those":[20],"of":[21,51,76],"analogue":[22],"circuits,":[23],"which":[24],"are":[25,108],"also":[26],"sensitive":[27],"external":[29],"perturbations":[30],"that":[31,110],"might":[32],"force":[33],"there":[34,39],"performance":[35,79],"drift":[37],"beyond":[38],"admissible":[40],"tolerance":[41],"margins.":[42],"This":[43],"issue":[44],"is":[45,69,91],"addressed":[46],"here":[47],"with":[48],"the":[49,62,74,77,98,102],"design":[50],"a":[52,66],"calibratable":[53],"N-Integer":[54],"phase-locked":[55],"loop":[56],"(PLL)":[57],"based":[58],"frequency":[59],"synthesizer.":[60],"In":[61],"approach":[63],"being":[64],"proposed,":[65],"statistical":[67],"analysis":[68],"carried":[70],"out":[71],"know":[73],"sensitivity":[75],"PLL":[78],"expected":[81],"process,":[82],"temperature,":[83],"and":[84,94,101],"voltage":[85],"variations.":[86],"A":[87],"training":[88],"data":[89],"set":[90],"then":[92],"identified":[93],"used":[95],"define":[97],"calibration":[99,104],"law":[100],"required":[103],"algorithm.":[105],"Simulation":[106],"results":[107],"presented":[109],"confirm":[111],"its":[112],"validity.":[113]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}