{"id":"https://openalex.org/W4240687189","doi":"https://doi.org/10.1109/date.2012.6176726","title":"Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations","display_name":"Custom on-chip sensors for post-silicon failing path isolation in the presence of process variations","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W4240687189","doi":"https://doi.org/10.1109/date.2012.6176726"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176726","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100400762","display_name":"Min Li","orcid":"https://orcid.org/0000-0002-9366-2390"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Min Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072204999","display_name":"Azadeh Davoodi","orcid":"https://orcid.org/0000-0001-5213-2556"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azadeh Davoodi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101549412","display_name":"Lin Xie","orcid":"https://orcid.org/0000-0001-5385-7380"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Lin Xie","raw_affiliation_strings":["Cadence Design Systems, San Jose, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"28","issue":null,"first_page":"1591","last_page":"1596"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.8339837789535522},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6997597813606262},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6195148825645447},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.6142362952232361},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5172241926193237},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.5147812366485596},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.4842264652252197},{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.4529789686203003},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.4222947657108307},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.35539552569389343},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3545282483100891},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.3217238187789917},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3109283149242401},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1595158576965332}],"concepts":[{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.8339837789535522},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6997597813606262},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6195148825645447},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.6142362952232361},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5172241926193237},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.5147812366485596},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.4842264652252197},{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.4529789686203003},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.4222947657108307},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.35539552569389343},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3545282483100891},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.3217238187789917},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3109283149242401},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1595158576965332},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176726","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176726","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1967709031","https://openalex.org/W2021783304","https://openalex.org/W2060473790","https://openalex.org/W2071340128","https://openalex.org/W2097718610","https://openalex.org/W2112709910","https://openalex.org/W2130861008","https://openalex.org/W2167480374","https://openalex.org/W2171383332","https://openalex.org/W2171474236","https://openalex.org/W4233391220","https://openalex.org/W4249020130","https://openalex.org/W6677022015"],"related_works":["https://openalex.org/W2147334865","https://openalex.org/W2121192822","https://openalex.org/W2801958722","https://openalex.org/W2170665555","https://openalex.org/W2126022271","https://openalex.org/W1609925765","https://openalex.org/W2122590299","https://openalex.org/W2005222434","https://openalex.org/W4240687189","https://openalex.org/W2127144030"],"abstract_inverted_index":{"This":[0],"work":[1],"offers":[2],"a":[3,72,112,163],"framework":[4,59],"for":[5,35],"predicting":[6,161],"the":[7,14,40,47,53,76,87,98,101,122,125,137,158],"delays":[8,138],"of":[9,50,103,114,139,160,166],"individual":[10,140],"design":[11,41,141],"paths":[12,42,142,167],"at":[13,75,124],"post-silicon":[15,21],"stage":[16],"which":[17,84],"is":[18,29,60,82,108,132],"applicable":[19],"to":[20,32,67,90,135],"validation":[22],"and":[23,55,94],"delay":[24,37,65,131],"characterization.":[25],"The":[26,128],"prediction":[27],"challenge":[28],"mainly":[30],"due":[31],"limited":[33],"access":[34],"direct":[36],"measurement":[38],"on":[39,62,97,121],"after":[43],"fabrication,":[44],"combined":[45],"with":[46,117,143],"high":[48],"degree":[49],"variability":[51],"in":[52,100],"process":[54,104],"environmental":[56],"factors.":[57],"Our":[58],"based":[61],"using":[63],"on-chip":[64,129,153],"sensors":[66,88,154],"improve":[68],"timing":[69,171],"prediction.":[70],"Given":[71],"placed":[73],"netlist":[74],"pre-silicon":[77,126],"stage,":[78],"an":[79,91,118],"optimization":[80],"procedure":[81],"described":[83],"automatically":[85],"generates":[86],"subject":[89],"area":[92],"budget":[93],"available":[95],"whitespace":[96],"layout,":[99],"presence":[102],"variations.":[105],"Each":[106],"sensor":[107,130],"then":[109,133],"generated":[110],"as":[111],"sequence":[113],"logic":[115],"gates":[116],"approximate":[119],"location":[120],"layout":[123],"stage.":[127],"measured":[134],"predict":[136],"less":[144],"pessimism.":[145],"In":[146],"our":[147],"experiments,":[148],"we":[149],"show":[150],"that":[151],"custom":[152],"can":[155],"significantly":[156],"increase":[157],"rate":[159],"if":[162],"specified":[164],"set":[165],"are":[168],"failing":[169],"their":[170],"requirements.":[172]},"counts_by_year":[{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}