{"id":"https://openalex.org/W3147706417","doi":"https://doi.org/10.1109/date.2012.6176724","title":"Mapping into LUT structures","display_name":"Mapping into LUT structures","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3147706417","doi":"https://doi.org/10.1109/date.2012.6176724","mag":"3147706417"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044595322","display_name":"Sayak Ray","orcid":"https://orcid.org/0000-0003-3944-6715"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Ray","raw_affiliation_strings":["Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111206676","display_name":"A. Mishchenko","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Mishchenko","raw_affiliation_strings":["Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030158202","display_name":"Niklas E\u00e9n","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Een","raw_affiliation_strings":["Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064568178","display_name":"Robert K. Brayton","orcid":"https://orcid.org/0000-0002-3861-1718"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. Brayton","raw_affiliation_strings":["Department of EECS, University of California, Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Department of EECS, University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050670526","display_name":"Sung Joon Jang","orcid":"https://orcid.org/0000-0003-2228-158X"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Jang","raw_affiliation_strings":["Agate Logic, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Agate Logic, Inc., USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100408359","display_name":"Chao Chen","orcid":"https://orcid.org/0000-0002-5385-3651"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chao Chen","raw_affiliation_strings":["Agate Logic, Inc., USA"],"affiliations":[{"raw_affiliation_string":"Agate Logic, Inc., USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5044595322"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":0.5801,"has_fulltext":false,"cited_by_count":28,"citation_normalized_percentile":{"value":0.70985572,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1579","last_page":"1584"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.9411425590515137},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8975379467010498},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7482486963272095},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5164709091186523},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46976423263549805},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38087499141693115},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35620957612991333},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.06449657678604126}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.9411425590515137},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8975379467010498},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7482486963272095},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5164709091186523},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46976423263549805},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38087499141693115},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35620957612991333},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.06449657678604126},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176724","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W35668030","https://openalex.org/W191551858","https://openalex.org/W1528837436","https://openalex.org/W2019084820","https://openalex.org/W2025617772","https://openalex.org/W2082775550","https://openalex.org/W2100955320","https://openalex.org/W2105715355","https://openalex.org/W2140132043","https://openalex.org/W2140727935","https://openalex.org/W2145806390","https://openalex.org/W2160903885","https://openalex.org/W3143290261","https://openalex.org/W3148005990","https://openalex.org/W4240866746","https://openalex.org/W4242973322","https://openalex.org/W4244055867","https://openalex.org/W4251954744","https://openalex.org/W4256548512","https://openalex.org/W6601412428","https://openalex.org/W6607838976","https://openalex.org/W6631725144","https://openalex.org/W6655145707","https://openalex.org/W6675025833","https://openalex.org/W6675636599","https://openalex.org/W6676950945"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2374017528","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2038503502","https://openalex.org/W2125609625"],"abstract_inverted_index":{"Mapping":[0],"into":[1],"K-input":[2],"lookup":[3],"tables":[4],"(K-LUTs)":[5],"is":[6,72,112],"an":[7],"important":[8],"step":[9],"in":[10],"synthesis":[11],"for":[12,38],"Field-Programmable":[13],"Gate":[14],"Arrays":[15],"(FPGAs).":[16],"The":[17],"traditional":[18],"FPGA":[19,34],"architecture":[20,35,111],"assumes":[21],"all":[22],"interconnects":[23],"between":[24,42],"individual":[25],"LUTs":[26],"are":[27,87],"\u201croutable\u201d.":[28],"This":[29,56],"paper":[30,57],"proposes":[31],"a":[32,46],"modified":[33],"which":[36],"allows":[37],"direct":[39],"(non-routable)":[40],"connections":[41],"adjacent":[43],"LUTs.":[44],"As":[45],"result,":[47],"delay":[48,91,115],"can":[49,92,116],"be":[50,93,117],"reduced":[51],"but":[52],"area":[53,89,127],"may":[54],"increase.":[55,128],"investigates":[58],"two":[59],"types":[60],"of":[61,125],"LUT":[62,85],"structures":[63,86],"and":[64,90,96],"the":[65,101,109,114,123],"associated":[66],"tradeoffs.":[67],"A":[68],"new":[69],"mapping":[70,104],"algorithm":[71],"developed":[73],"to":[74,100,120],"handle":[75],"such":[76],"structures.":[77],"Experimental":[78],"results":[79],"indicate":[80],"that":[81],"even":[82],"when":[83],"regular":[84],"used,":[88,113],"improved":[94,118],"7.4%":[95],"11.3%,":[97],"respectively,":[98],"compared":[99],"high-effort":[102],"technology":[103],"with":[105],"structural":[106],"choices.":[107],"When":[108],"dedicated":[110],"up":[119],"40%":[121],"at":[122],"cost":[124],"some":[126]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":11},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}