{"id":"https://openalex.org/W3144189077","doi":"https://doi.org/10.1109/date.2012.6176697","title":"Comparison of Self-Timed Ring and Inverter Ring Oscillators as entropy sources in FPGAs","display_name":"Comparison of Self-Timed Ring and Inverter Ring Oscillators as entropy sources in FPGAs","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3144189077","doi":"https://doi.org/10.1109/date.2012.6176697","mag":"3144189077"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176697","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5021060973","display_name":"Abdelkarim Cherkaoui","orcid":null},"institutions":[{"id":"https://openalex.org/I4210085887","display_name":"Laboratoire Hubert Curien","ror":"https://ror.org/0028p8r67","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I113428412","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I277688954","https://openalex.org/I4210085887","https://openalex.org/I4210091746","https://openalex.org/I4210095849","https://openalex.org/I4405259976","https://openalex.org/I4405259976","https://openalex.org/I4405263940","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Cherkaoui","raw_affiliation_strings":["Hubert Curien Laboratory, Saint-Etienne, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hubert Curien Laboratory, Saint-Etienne, France","institution_ids":["https://openalex.org/I4210085887"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089788860","display_name":"Viktor Fischer","orcid":"https://orcid.org/0000-0002-2574-0924"},"institutions":[{"id":"https://openalex.org/I4210085887","display_name":"Laboratoire Hubert Curien","ror":"https://ror.org/0028p8r67","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I113428412","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I277688954","https://openalex.org/I4210085887","https://openalex.org/I4210091746","https://openalex.org/I4210095849","https://openalex.org/I4405259976","https://openalex.org/I4405259976","https://openalex.org/I4405263940","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"V. Fischer","raw_affiliation_strings":["Hubert Curien Laboratory, Saint-Etienne, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hubert Curien Laboratory, Saint-Etienne, France","institution_ids":["https://openalex.org/I4210085887"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066891633","display_name":"Alain Aubert","orcid":null},"institutions":[{"id":"https://openalex.org/I4210085887","display_name":"Laboratoire Hubert Curien","ror":"https://ror.org/0028p8r67","country_code":"FR","type":"facility","lineage":["https://openalex.org/I100532134","https://openalex.org/I112936343","https://openalex.org/I113428412","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I203339264","https://openalex.org/I277688954","https://openalex.org/I4210085887","https://openalex.org/I4210091746","https://openalex.org/I4210095849","https://openalex.org/I4405259976","https://openalex.org/I4405259976","https://openalex.org/I4405263940","https://openalex.org/I48430043","https://openalex.org/I59692284"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Aubert","raw_affiliation_strings":["Hubert Curien Laboratory, Saint-Etienne, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hubert Curien Laboratory, Saint-Etienne, France","institution_ids":["https://openalex.org/I4210085887"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038428972","display_name":"Laurent Fesquet","orcid":"https://orcid.org/0000-0002-6045-8510"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"L. Fesquet","raw_affiliation_strings":["TIMA Laboratory, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA Laboratory, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1325","last_page":"1330"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7637674808502197},{"id":"https://openalex.org/keywords/randomness","display_name":"Randomness","score":0.7501858472824097},{"id":"https://openalex.org/keywords/random-number-generation","display_name":"Random number generation","score":0.6511252522468567},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.6415877342224121},{"id":"https://openalex.org/keywords/ring-oscillator","display_name":"Ring oscillator","score":0.6299349069595337},{"id":"https://openalex.org/keywords/entropy","display_name":"Entropy (arrow of time)","score":0.6283971667289734},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6271884441375732},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5225902795791626},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.43182215094566345},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32822829484939575},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2405838966369629},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.23154258728027344},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2313012182712555},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14628088474273682},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1325431764125824},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11667248606681824},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.10995501279830933}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7637674808502197},{"id":"https://openalex.org/C125112378","wikidata":"https://www.wikidata.org/wiki/Q176640","display_name":"Randomness","level":2,"score":0.7501858472824097},{"id":"https://openalex.org/C201866948","wikidata":"https://www.wikidata.org/wiki/Q228206","display_name":"Random number generation","level":2,"score":0.6511252522468567},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.6415877342224121},{"id":"https://openalex.org/C104111718","wikidata":"https://www.wikidata.org/wiki/Q2153973","display_name":"Ring oscillator","level":3,"score":0.6299349069595337},{"id":"https://openalex.org/C106301342","wikidata":"https://www.wikidata.org/wiki/Q4117933","display_name":"Entropy (arrow of time)","level":2,"score":0.6283971667289734},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6271884441375732},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5225902795791626},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.43182215094566345},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32822829484939575},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2405838966369629},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.23154258728027344},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2313012182712555},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14628088474273682},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1325431764125824},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11667248606681824},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.10995501279830933},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176697","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176697","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1562054836","https://openalex.org/W1874195712","https://openalex.org/W2073766244","https://openalex.org/W2159479624","https://openalex.org/W2540920670","https://openalex.org/W4231905827","https://openalex.org/W7046926773"],"related_works":["https://openalex.org/W3134921237","https://openalex.org/W2032644301","https://openalex.org/W2344061241","https://openalex.org/W236957874","https://openalex.org/W2005418990","https://openalex.org/W2109259595","https://openalex.org/W2360514482","https://openalex.org/W4378574941","https://openalex.org/W2910439186","https://openalex.org/W2247946197"],"abstract_inverted_index":{"Many":[0],"True":[1],"Random":[2],"Numbers":[3],"Generators":[4],"(TRNG)":[5],"use":[6],"jittery":[7],"clocks":[8],"generated":[9],"in":[10,23,95,135],"ring":[11],"oscillators":[12,110],"as":[13,44,76,116,129,145],"a":[14,77],"source":[15],"of":[16,31,147],"entropy.":[17],"This":[18,59],"is":[19,49],"especially":[20],"the":[21,67],"case":[22],"Field":[24],"Programmable":[25],"Gate":[26],"Arrays":[27],"(FPGA),":[28],"where":[29],"sources":[30,118,131,146],"randomness":[32],"are":[33,40,53,73,160],"very":[34,54,154],"limited.":[35],"Inverter":[36],"Ring":[37],"Oscillators":[38],"(IRO)":[39],"relatively":[41],"well":[42],"characterized":[43,115],"entropy":[45,117,130],"sources.":[46],"However,":[47],"it":[48],"known":[50],"that":[51,151],"they":[52,159,167],"sensitive":[55],"to":[56,64,80,157,163],"working":[57],"conditions.":[58],"fact":[60],"makes":[61],"them":[62],"vulnerable":[63],"attacks.":[65],"On":[66],"other":[68],"hand,":[69],"Self-Timed":[70],"Rings":[71],"(STR)":[72],"currently":[74],"considered":[75],"promising":[78],"solution":[79],"generate":[81],"robust":[82,162],"clock":[83],"signals.":[84],"Although":[85],"many":[86],"studies":[87],"deal":[88],"with":[89],"their":[90],"temporal":[91],"behavior":[92],"and":[93,114,141,166],"robustness":[94],"Application":[96],"Specific":[97],"Integrated":[98],"Circuits":[99],"(ASIC),":[100],"equivalent":[101],"study":[102],"does":[103],"not":[104,112],"exist":[105],"for":[106,132],"FPGAs.":[107,136],"Furthermore,":[108],"these":[109],"were":[111],"analyzed":[113],"aimed":[119],"at":[120],"TRNG":[121],"design.":[122],"In":[123],"this":[124],"paper,":[125],"we":[126,138],"analyze":[127],"STRs":[128,140,152],"TRNGs":[133],"implemented":[134],"Next,":[137],"compare":[139],"IROs":[142],"when":[143],"serving":[144],"randomness.":[148],"We":[149],"show":[150],"represent":[153],"interesting":[155],"alternative":[156],"IROs:":[158],"more":[161],"environmental":[164],"fluctuations":[165],"exhibit":[168],"lower":[169],"extra-device":[170],"frequency":[171],"variations.":[172]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}