{"id":"https://openalex.org/W3152411435","doi":"https://doi.org/10.1109/date.2012.6176667","title":"Workload-aware voltage regulator optimization for power efficient multi-core processors","display_name":"Workload-aware voltage regulator optimization for power efficient multi-core processors","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3152411435","doi":"https://doi.org/10.1109/date.2012.6176667","mag":"3152411435"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076543905","display_name":"Abhishek Sinkar","orcid":null},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. A. Sinkar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100446064","display_name":"Hao Wang","orcid":"https://orcid.org/0000-0001-9301-5989"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hao Wang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037648751","display_name":"Nam Sung Kim","orcid":"https://orcid.org/0000-0002-0442-5634"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nam Sung Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5076543905"],"corresponding_institution_ids":["https://openalex.org/I135310074"],"apc_list":null,"apc_paid":null,"fwci":1.7403,"has_fulltext":false,"cited_by_count":12,"citation_normalized_percentile":{"value":0.85366311,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1134","last_page":"1137"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9887999892234802,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9839000105857849,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.7653886079788208},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.74611496925354},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.7352039217948914},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.6328050494194031},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5993417501449585},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5637272000312805},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.5428071618080139},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.49057239294052124},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.47585007548332214},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4647386074066162},{"id":"https://openalex.org/keywords/workstation","display_name":"Workstation","score":0.4612084925174713},{"id":"https://openalex.org/keywords/electrical-efficiency","display_name":"Electrical efficiency","score":0.44615936279296875},{"id":"https://openalex.org/keywords/voltage-regulator","display_name":"Voltage regulator","score":0.44362136721611023},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.42288699746131897},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4202457070350647},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4137195646762848},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33736276626586914},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1669650375843048},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13545504212379456},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11301553249359131}],"concepts":[{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.7653886079788208},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.74611496925354},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.7352039217948914},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.6328050494194031},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5993417501449585},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5637272000312805},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.5428071618080139},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.49057239294052124},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.47585007548332214},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4647386074066162},{"id":"https://openalex.org/C67953723","wikidata":"https://www.wikidata.org/wiki/Q192525","display_name":"Workstation","level":2,"score":0.4612084925174713},{"id":"https://openalex.org/C118993495","wikidata":"https://www.wikidata.org/wiki/Q5042828","display_name":"Electrical efficiency","level":3,"score":0.44615936279296875},{"id":"https://openalex.org/C110706871","wikidata":"https://www.wikidata.org/wiki/Q851210","display_name":"Voltage regulator","level":3,"score":0.44362136721611023},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.42288699746131897},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4202457070350647},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4137195646762848},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33736276626586914},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1669650375843048},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13545504212379456},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11301553249359131},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176667","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176667","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8700000047683716,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1667784017","https://openalex.org/W2056732058"],"related_works":["https://openalex.org/W1967088250","https://openalex.org/W2144034023","https://openalex.org/W2539473121","https://openalex.org/W2135721350","https://openalex.org/W2036903086","https://openalex.org/W2960456644","https://openalex.org/W4245552802","https://openalex.org/W3042358226","https://openalex.org/W2291329885","https://openalex.org/W2345208017"],"abstract_inverted_index":{"Modern":[0],"multi-core":[1,123],"processors":[2],"use":[3],"power":[4,29,45,66],"management":[5],"techniques":[6,76],"such":[7],"as":[8],"dynamic":[9],"voltage":[10,37],"and":[11,15,28,94,112,121],"frequency":[12],"scaling":[13],"(DVFS)":[14],"clock":[16],"gating":[17],"(CG)":[18],"which":[19,40],"cause":[20],"the":[21,47,60,64,79,83,90,128,136,141],"processor":[22,48,61,84],"to":[23,43,46,77,109,140],"operate":[24],"in":[25,57,63,115],"various":[26],"performance":[27,52],"states":[30],"depending":[31],"on":[32,135],"runtime":[33],"workload":[34,91],"characteristics.":[35],"A":[36],"regulator":[38],"(VR),":[39],"is":[41],"designed":[42],"provide":[44],"at":[49],"its":[50],"highest":[51],"level,":[53],"can":[54],"significantly":[55],"degrade":[56],"efficiency":[58,81,138],"when":[59],"operates":[62],"deep":[65],"saving":[67],"states.":[68],"In":[69],"this":[70],"paper,":[71],"we":[72],"propose":[73],"VR":[74,86,105,133],"optimization":[75,106],"improve":[78],"energy":[80,116,137],"of":[82,97,130],"+":[85],"system":[87],"by":[88],"using":[89],"dependent":[92],"P-":[93],"C-state":[95],"residency":[96],"real":[98],"processors.":[99,124],"Our":[100],"experimental":[101],"results":[102],"for":[103,118],"static":[104,142],"show":[107],"up":[108],"19%,":[110],"20%,":[111],"4%":[113],"reduction":[114],"consumption":[117],"workstation,":[119],"mobile":[120],"server":[122],"We":[125],"also":[126],"investigate":[127],"effect":[129],"dynamically":[131],"changing":[132],"parameters":[134],"compared":[139],"optimization.":[143]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}