{"id":"https://openalex.org/W3147403077","doi":"https://doi.org/10.1109/date.2012.6176646","title":"Exploiting area/delay tradeoffs in high-level synthesis","display_name":"Exploiting area/delay tradeoffs in high-level synthesis","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3147403077","doi":"https://doi.org/10.1109/date.2012.6176646","mag":"3147403077"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5069752974","display_name":"A. Kondratyev","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"A. Kondratyev","raw_affiliation_strings":["Cadence Design Systems, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050365912","display_name":"Luciano Lavagno","orcid":"https://orcid.org/0000-0002-9762-6522"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Lavagno","raw_affiliation_strings":["Cadence Design Systems, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043997885","display_name":"Michael Meyer","orcid":"https://orcid.org/0000-0002-1571-4255"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Meyer","raw_affiliation_strings":["Cadence Design Systems, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052990262","display_name":"Y. Watanabe","orcid":"https://orcid.org/0000-0002-6483-4819"},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Watanabe","raw_affiliation_strings":["Cadence Design Systems, San Jose, CA, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5069752974"],"corresponding_institution_ids":["https://openalex.org/I66217453"],"apc_list":null,"apc_paid":null,"fwci":0.8702,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.75969646,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1024","last_page":"1029"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7971236109733582},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7695534825325012},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6291787028312683},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.5496073365211487},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.516349196434021},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.49187779426574707},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43830406665802},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3865363895893097},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3588317036628723},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.25841134786605835},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24062350392341614},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1733742654323578},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.1707218885421753},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.13712066411972046},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12950816750526428}],"concepts":[{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7971236109733582},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7695534825325012},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6291787028312683},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.5496073365211487},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.516349196434021},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.49187779426574707},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43830406665802},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3865363895893097},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3588317036628723},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.25841134786605835},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24062350392341614},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1733742654323578},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.1707218885421753},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.13712066411972046},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12950816750526428},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176646","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176646","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1913077793","https://openalex.org/W2100882463","https://openalex.org/W2102041794","https://openalex.org/W2103581911","https://openalex.org/W2114067856","https://openalex.org/W2118578839","https://openalex.org/W2129183345","https://openalex.org/W2156417149","https://openalex.org/W2167220901","https://openalex.org/W3152232349","https://openalex.org/W3217150240","https://openalex.org/W4238470610","https://openalex.org/W4248052291","https://openalex.org/W4248822524","https://openalex.org/W6804565094"],"related_works":["https://openalex.org/W2120935739","https://openalex.org/W2123535323","https://openalex.org/W2101075828","https://openalex.org/W4241206086","https://openalex.org/W2530146034","https://openalex.org/W2145890695","https://openalex.org/W622253553","https://openalex.org/W4239976916","https://openalex.org/W2098419840","https://openalex.org/W2142474790"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"an":[3],"enhanced":[4],"scheduling":[5],"approach":[6,53],"for":[7],"high-level":[8],"synthesis,":[9],"which":[10],"relies":[11],"on":[12,59,65],"a":[13],"multi-cycle":[14],"behavioral":[15],"timing":[16],"analysis":[17,30],"step":[18],"that":[19],"is":[20,31,54],"performed":[21],"before":[22],"and":[23,39],"during":[24],"scheduling.":[25],"The":[26,49],"goal":[27],"of":[28,37,51],"this":[29],"to":[32,46],"accurately":[33],"evaluate":[34],"the":[35,41,52],"criticality":[36],"operations":[38],"determine":[40],"most":[42],"suitable":[43],"candidate":[44],"resources":[45],"implement":[47],"them.":[48],"efficiency":[50],"confirmed":[55],"by":[56],"testing":[57],"it":[58,63],"industrial":[60],"examples,":[61],"where":[62],"achieves,":[64],"average,":[66],"9%":[67],"area":[68],"savings":[69],"after":[70],"logic":[71],"synthesis.":[72]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}