{"id":"https://openalex.org/W4233217607","doi":"https://doi.org/10.1109/date.2012.6176615","title":"Parallel statistical analysis of analog circuits by GPU-accelerated graph-based approach","display_name":"Parallel statistical analysis of analog circuits by GPU-accelerated graph-based approach","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W4233217607","doi":"https://doi.org/10.1109/date.2012.6176615"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089553750","display_name":"Xuexin Liu","orcid":"https://orcid.org/0000-0003-2997-5680"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Xue-Xin Liu","raw_affiliation_strings":["Department Electrical Engineering, University of California, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department Electrical Engineering, University of California, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084313714","display_name":"S. X-D Tan","orcid":null},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. X-D Tan","raw_affiliation_strings":["Department Electrical Engineering, University of California, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department Electrical Engineering, University of California, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100452520","display_name":"Hai Wang","orcid":"https://orcid.org/0000-0003-4553-6813"},"institutions":[{"id":"https://openalex.org/I103635307","display_name":"University of California, Riverside","ror":"https://ror.org/03nawhv43","country_code":"US","type":"education","lineage":["https://openalex.org/I103635307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Wang","raw_affiliation_strings":["Department Electrical Engineering, University of California, Riverside, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department Electrical Engineering, University of California, Riverside, CA, USA","institution_ids":["https://openalex.org/I103635307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5089553750"],"corresponding_institution_ids":["https://openalex.org/I103635307"],"apc_list":null,"apc_paid":null,"fwci":0.491,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71987356,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"852","last_page":"857"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.984000027179718,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9309999942779541,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.8703850507736206},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8407177925109863},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7101397514343262},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.6131476759910583},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.5593675971031189},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4833042621612549},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4546147286891937},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4286084473133087}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.8703850507736206},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8407177925109863},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7101397514343262},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.6131476759910583},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.5593675971031189},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4833042621612549},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4546147286891937},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4286084473133087},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176615","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176615","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6000000238418579,"display_name":"Peace, Justice and strong institutions","id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1975424560","https://openalex.org/W2010935983","https://openalex.org/W2032733423","https://openalex.org/W2052476273","https://openalex.org/W2099320289","https://openalex.org/W2116394695","https://openalex.org/W2122691518","https://openalex.org/W2152211357","https://openalex.org/W2164540960","https://openalex.org/W2398736067","https://openalex.org/W4231842458","https://openalex.org/W6663682036"],"related_works":["https://openalex.org/W2317245370","https://openalex.org/W2056543843","https://openalex.org/W198851386","https://openalex.org/W1980160788","https://openalex.org/W2030310580","https://openalex.org/W947442053","https://openalex.org/W2148915962","https://openalex.org/W4313433561","https://openalex.org/W2283866686","https://openalex.org/W4287182096"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,41],"propose":[4],"a":[5],"new":[6,91,114],"parallel":[7,54,80],"statistical":[8],"analysis":[9,29,34,46],"method":[10,92,141],"for":[11,50,82],"large":[12,37,144],"analog":[13,38,145],"circuits":[14],"using":[15],"determinant":[16],"decision":[17],"diagram":[18],"(DDD)":[19],"based":[20,23,53,56,131],"graph":[21,45],"technique":[22,30],"on":[24,57,142],"GPU":[25,58],"platforms.":[26,59],"DDD-based":[27,44,105],"symbolic":[28,33],"enables":[31],"exact":[32],"of":[35,78,87,124],"vary":[36],"circuits.":[39,146],"But":[40],"show":[42,111],"that":[43,112],"is":[47,93],"very":[48],"amenable":[49],"massively":[51],"threaded":[52],"computing":[55,83],"We":[60],"design":[61],"novel":[62],"data":[63,97,101],"structures":[64],"to":[65,73,121],"represent":[66],"the":[67,71,84,104,113,128],"DDD":[68,88],"graphs":[69],"in":[70,103],"GPUs":[72],"enable":[74],"fast":[75],"memory":[76],"access":[77],"massive":[79],"threads":[81],"numerical":[85,106,138],"values":[86],"graphs.":[89],"The":[90],"inspired":[94],"by":[95],"inherent":[96],"parallelism":[98],"and":[99,133],"simple":[100],"independence":[102],"evaluation":[107,115],"process.":[108],"Experimental":[109],"results":[110],"algorithm":[116],"can":[117],"achieve":[118],"about":[119],"one":[120],"two":[122],"order":[123],"magnitudes":[125],"speedup":[126,136],"over":[127,137],"serial":[129],"CPU":[130],"evaluations":[132],"2-3":[134],"times":[135],"SPICE-based":[139],"simulation":[140],"some":[143]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-25T21:42:39.735039","created_date":"2025-10-10T00:00:00"}