{"id":"https://openalex.org/W3149986957","doi":"https://doi.org/10.1109/date.2012.6176584","title":"Verifying jitter in an analog and mixed signal design using dynamic time warping","display_name":"Verifying jitter in an analog and mixed signal design using dynamic time warping","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3149986957","doi":"https://doi.org/10.1109/date.2012.6176584","mag":"3149986957"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5051569720","display_name":"Rajeev Narayanan","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"R. Narayanan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035836421","display_name":"Alaeddine Daghar","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Daghar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032373476","display_name":"Mohamed H. Zaki","orcid":null},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"M. H. Zaki","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I60158472"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007159598","display_name":"Sofi\u00e8ne Tahar","orcid":"https://orcid.org/0000-0002-5537-104X"},"institutions":[{"id":"https://openalex.org/I60158472","display_name":"Concordia University","ror":"https://ror.org/0420zvk78","country_code":"CA","type":"education","lineage":["https://openalex.org/I60158472"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Tahar","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Concordia University, Montreal, QUE, Canada","institution_ids":["https://openalex.org/I60158472"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5051569720"],"corresponding_institution_ids":["https://openalex.org/I60158472"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.37258803,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1413","last_page":"1416"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9923999905586243,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8624932169914246},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6781764626502991},{"id":"https://openalex.org/keywords/image-warping","display_name":"Image warping","score":0.6038738489151001},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.48427528142929077},{"id":"https://openalex.org/keywords/dynamic-time-warping","display_name":"Dynamic time warping","score":0.4375453591346741},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.322176456451416},{"id":"https://openalex.org/keywords/speech-recognition","display_name":"Speech recognition","score":0.24541547894477844},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.15506422519683838},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13436421751976013},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11829173564910889},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.09334775805473328}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8624932169914246},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6781764626502991},{"id":"https://openalex.org/C157202957","wikidata":"https://www.wikidata.org/wiki/Q1659609","display_name":"Image warping","level":2,"score":0.6038738489151001},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.48427528142929077},{"id":"https://openalex.org/C88516994","wikidata":"https://www.wikidata.org/wiki/Q1268863","display_name":"Dynamic time warping","level":2,"score":0.4375453591346741},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.322176456451416},{"id":"https://openalex.org/C28490314","wikidata":"https://www.wikidata.org/wiki/Q189436","display_name":"Speech recognition","level":1,"score":0.24541547894477844},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.15506422519683838},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13436421751976013},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11829173564910889},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.09334775805473328}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1546490615","https://openalex.org/W1560013842","https://openalex.org/W1658809881","https://openalex.org/W1775840686","https://openalex.org/W1914674302","https://openalex.org/W2103018069","https://openalex.org/W2118565267","https://openalex.org/W2125102200","https://openalex.org/W2128160875","https://openalex.org/W2130758723","https://openalex.org/W2144275718","https://openalex.org/W2542016836","https://openalex.org/W2548727379","https://openalex.org/W4256429711"],"related_works":["https://openalex.org/W1670332068","https://openalex.org/W2095618524","https://openalex.org/W2735770592","https://openalex.org/W2121182846","https://openalex.org/W1971024059","https://openalex.org/W2347413598","https://openalex.org/W2330863229","https://openalex.org/W71572444","https://openalex.org/W1997383766","https://openalex.org/W2350336482"],"abstract_inverted_index":{"We":[0],"present":[1],"a":[2,34,48,86],"variant":[3],"of":[4,36,66,68,85],"dynamic":[5],"time":[6],"warping":[7],"(DTW)":[8],"algorithm":[9],"to":[10,62],"verify":[11],"jitter":[12,29,79],"properties":[13],"associated":[14],"with":[15,27,57],"an":[16],"analog":[17,40],"and":[18,41,44,59],"mixed":[19],"signal":[20],"(AMS)":[21],"design.":[22],"First,":[23],"the":[24,64,78,82],"AMS":[25],"design":[26],"stochastic":[28],"component":[30],"is":[31,55,74],"modeled":[32],"using":[33],"system":[35],"difference":[37],"equations":[38],"for":[39],"digital":[42],"parts":[43],"then":[45],"evaluated":[46],"in":[47],"MATLAB":[49],"simulation":[50,54,70],"environment.":[51],"Second,":[52],"MonteCarlo":[53],"combined":[56],"DTW":[58],"hypothesis":[60],"testing":[61],"determine":[63],"probability":[65],"acceptance/rejection":[67],"those":[69],"results.":[71],"Our":[72],"approach":[73],"illustrated":[75],"on":[76,81],"analyzing":[77],"effect":[80],"\u201clock-time\u201d":[83],"property":[84],"phase":[87],"locked":[88],"loop":[89],"(PLL)":[90],"based":[91],"frequency":[92],"synthesizer.":[93]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}