{"id":"https://openalex.org/W3146332385","doi":"https://doi.org/10.1109/date.2012.6176574","title":"On-chip source synchronous interface timing test scheme with calibration","display_name":"On-chip source synchronous interface timing test scheme with calibration","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3146332385","doi":"https://doi.org/10.1109/date.2012.6176574","mag":"3146332385"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176574","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176574","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100359572","display_name":"Hyunjin Kim","orcid":"https://orcid.org/0000-0003-2461-9935"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hyunjin Kim","raw_affiliation_strings":["Computer Engineering Research Center, The University of Texas at Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, The University of Texas at Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068070739","display_name":"Jacob A. Abraham","orcid":"https://orcid.org/0000-0002-5336-5631"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. A. Abraham","raw_affiliation_strings":["Computer Engineering Research Center, The University of Texas at Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Computer Engineering Research Center, The University of Texas at Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1146","last_page":"1149"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7093428373336792},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5911461710929871},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5607504844665527},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5475309491157532},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5473133325576782},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5187247395515442},{"id":"https://openalex.org/keywords/flash","display_name":"Flash (photography)","score":0.49971652030944824},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4564743638038635},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.44463589787483215},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4444675147533417},{"id":"https://openalex.org/keywords/flash-adc","display_name":"Flash ADC","score":0.42929479479789734},{"id":"https://openalex.org/keywords/clock-generator","display_name":"Clock generator","score":0.42101311683654785},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35595154762268066},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.18150877952575684},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14898338913917542},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.1435944139957428},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14119648933410645},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.13472720980644226},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09572845697402954},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.09074315428733826}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7093428373336792},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5911461710929871},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5607504844665527},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5475309491157532},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5473133325576782},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5187247395515442},{"id":"https://openalex.org/C2777526259","wikidata":"https://www.wikidata.org/wiki/Q221836","display_name":"Flash (photography)","level":2,"score":0.49971652030944824},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4564743638038635},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.44463589787483215},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4444675147533417},{"id":"https://openalex.org/C164862427","wikidata":"https://www.wikidata.org/wiki/Q2744647","display_name":"Flash ADC","level":4,"score":0.42929479479789734},{"id":"https://openalex.org/C2778023540","wikidata":"https://www.wikidata.org/wiki/Q2164847","display_name":"Clock generator","level":4,"score":0.42101311683654785},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35595154762268066},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.18150877952575684},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14898338913917542},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.1435944139957428},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14119648933410645},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.13472720980644226},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09572845697402954},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.09074315428733826},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176574","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176574","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2148068418","https://openalex.org/W51919102","https://openalex.org/W1527836777","https://openalex.org/W2099176192","https://openalex.org/W2108140302","https://openalex.org/W2000140246","https://openalex.org/W1975856998","https://openalex.org/W2105657695","https://openalex.org/W2090728180","https://openalex.org/W2169449309"],"abstract_inverted_index":{"This":[0,88],"paper":[1],"presents":[2],"an":[3,23,64],"on-chip":[4,24],"test":[5,58,90],"circuit":[6],"with":[7,61,95],"a":[8,19,41,72,84,100,113],"high":[9,96],"resolution":[10,97,114],"for":[11,76,80],"testing":[12],"source":[13],"synchronous":[14],"interface":[15,128],"timing.":[16],"Instead":[17],"of":[18,115,126],"traditional":[20],"strobe-scanning":[21],"method,":[22],"delay":[25],"measurement":[26],"technique":[27],"which":[28],"detects":[29],"the":[30,45,77,81,106,127],"timing":[31,46,129,132,135],"mismatches":[32,47],"between":[33],"data":[34],"and":[35,50,134],"clock":[36],"paths":[37],"is":[38,68],"developed.":[39],"Using":[40],"programmable":[42],"pulse":[43,53],"generator,":[44],"are":[48],"detected":[49],"converted":[51],"to":[52,92],"widths.":[54],"To":[55],"obtain":[56],"digital":[57],"results":[59,91,125],"compatible":[60],"low-cost":[62],"ATE,":[63],"Analog-to-Digital":[65],"Converter":[66],"(ADC)":[67],"used.":[69],"We":[70,121],"propose":[71],"novel":[73],"calibration":[74],"method":[75,111],"input":[78],"range":[79],"ADC":[82,103],"using":[83,98],"binary":[85],"search":[86],"algorithm.":[87],"enables":[89],"be":[93],"measured":[94],"only":[99],"4-bit":[101],"flash":[102],"(which":[104],"keeps":[105],"area":[107],"overhead":[108],"low).":[109],"The":[110],"achieves":[112],"21.88":[116],"ps":[117],"in":[118],"0.18\u03bc":[119],"technology.":[120],"also":[122],"present":[123],"simulation":[124],"characterization,":[130],"including":[131],"margins":[133],"pass/fail":[136],"decisions.":[137]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}