{"id":"https://openalex.org/W4237114408","doi":"https://doi.org/10.1109/date.2012.6176568","title":"Hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection","display_name":"Hierarchical analog circuit reliability analysis using multivariate nonlinear regression and active learning sample selection","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W4237114408","doi":"https://doi.org/10.1109/date.2012.6176568"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023516811","display_name":"Elie Maricau","orcid":null},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"E. Maricau","raw_affiliation_strings":["ESAT-MICAS, K.U. Leuven, Heverlee, Belgium"],"affiliations":[{"raw_affiliation_string":"ESAT-MICAS, K.U. Leuven, Heverlee, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074193859","display_name":"Dimitri De Jonghe","orcid":null},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dimitri De Jonghe","raw_affiliation_strings":["ESAT-MICAS, K.U. Leuven, Heverlee, Belgium"],"affiliations":[{"raw_affiliation_string":"ESAT-MICAS, K.U. Leuven, Heverlee, Belgium","institution_ids":["https://openalex.org/I99464096"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"G. Gielen","raw_affiliation_strings":["ESAT-MICAS, K.U. Leuven, Heverlee, Belgium"],"affiliations":[{"raw_affiliation_string":"ESAT-MICAS, K.U. Leuven, Heverlee, Belgium","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5023516811"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":1.964,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":{"value":0.87946929,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"745","last_page":"750"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9937999844551086,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10928","display_name":"Probabilistic and Robust Engineering Design","score":0.9861000180244446,"subfield":{"id":"https://openalex.org/subfields/1804","display_name":"Statistics, Probability and Uncertainty"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6825135946273804},{"id":"https://openalex.org/keywords/nonlinear-system","display_name":"Nonlinear system","score":0.5586564540863037},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5582091808319092},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.5375919342041016},{"id":"https://openalex.org/keywords/curse-of-dimensionality","display_name":"Curse of dimensionality","score":0.5133306384086609},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4680369198322296},{"id":"https://openalex.org/keywords/dimensionality-reduction","display_name":"Dimensionality reduction","score":0.4674105644226074},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.37453263998031616},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.37048959732055664},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.332153856754303},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1669955551624298},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.12777915596961975},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.09189897775650024}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6825135946273804},{"id":"https://openalex.org/C158622935","wikidata":"https://www.wikidata.org/wiki/Q660848","display_name":"Nonlinear system","level":2,"score":0.5586564540863037},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5582091808319092},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.5375919342041016},{"id":"https://openalex.org/C111030470","wikidata":"https://www.wikidata.org/wiki/Q1430460","display_name":"Curse of dimensionality","level":2,"score":0.5133306384086609},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4680369198322296},{"id":"https://openalex.org/C70518039","wikidata":"https://www.wikidata.org/wiki/Q16000077","display_name":"Dimensionality reduction","level":2,"score":0.4674105644226074},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.37453263998031616},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.37048959732055664},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.332153856754303},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1669955551624298},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.12777915596961975},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.09189897775650024},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176568","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176568","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321730","display_name":"Fonds Wetenschappelijk Onderzoek","ror":"https://ror.org/03qtxy027"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1995622179","https://openalex.org/W1484111231","https://openalex.org/W1552543208","https://openalex.org/W2074396517","https://openalex.org/W2166963679","https://openalex.org/W2187269125","https://openalex.org/W1641615907","https://openalex.org/W3089231081","https://openalex.org/W2093956241","https://openalex.org/W2354420595"],"abstract_inverted_index":{"The":[0,17,31,123,143],"paper":[1],"discusses":[2],"a":[3,79,149,156,163],"technique":[4],"to":[5,55,97,115,137,171],"perform":[6],"efficient":[7],"circuit":[8],"reliability":[9,63],"analysis":[10],"of":[11,23,33,74,86,119,126,165],"large":[12,34],"analog":[13],"and":[14,27,70,133],"mixed-signal":[15],"systems.":[16],"proposed":[18],"method":[19,145],"includes":[20],"the":[21,41,57,71,75,84,99,117],"impact":[22],"both":[24],"process":[25],"variations":[26],"transistor":[28],"aging":[29,121,169],"effects.":[30],"complexity":[32],"systems":[35],"is":[36,77,93,113,146],"dealt":[37],"with":[38,66,103,129,176],"by":[39],"partitioning":[40],"system":[42,58],"into":[43],"manageable":[44],"subblocks":[45],"that":[46],"are":[47,52],"modeled":[48],"separately.":[49],"These":[50],"models":[51],"then":[53],"evaluated":[54],"obtain":[56],"specifications.":[59],"However,":[60],"highly":[61],"expensive":[62,120],"simulations,":[64],"combined":[65],"nonlinear":[67,101],"output":[68],"behavior":[69],"high":[72],"dimensionality":[73],"problem":[76,102],"still":[78],"very":[80],"challenging":[81],"task.":[82],"Therefore":[83],"use":[85],"fast":[87],"function":[88,130],"extraction":[89],"symbolic":[90],"regression":[91],"(FFX)":[92],"proposed.":[94],"This":[95],"allows":[96],"capture":[98],"high-dimensional":[100],"good":[104,177],"accuracy.":[105,178],"Also,":[106],"an":[107],"active":[108],"learning":[109],"sample":[110],"selection":[111],"algorithm":[112,124],"introduced":[114],"minimize":[116],"amount":[118],"simulations.":[122],"trades":[125],"space":[127],"exploration":[128],"nonlinearity":[131],"detection":[132],"model":[134,140],"uncertainty":[135],"reduction":[136],"select":[138],"optimal":[139],"training":[141],"samples.":[142],"simulation":[144],"demonstrated":[147],"on":[148],"6":[150],"bit":[151],"Flash":[152],"ADC,":[153],"designed":[154],"in":[155],"32nm":[157],"CMOS":[158],"technology.":[159],"Experimental":[160],"results":[161],"show":[162],"speedup":[164],"360\u00d7":[166],"over":[167],"existing":[168],"simulators":[170],"evaluate":[172],"100":[173],"Monte-Carlo":[174],"samples":[175]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}