{"id":"https://openalex.org/W3146371793","doi":"https://doi.org/10.1109/date.2012.6176565","title":"Weighted area technique for electromechanically enabled logic computation with cantilever-based NEMS switches","display_name":"Weighted area technique for electromechanically enabled logic computation with cantilever-based NEMS switches","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3146371793","doi":"https://doi.org/10.1109/date.2012.6176565","mag":"3146371793"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176565","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113412468","display_name":"Shubhada Subhash Patil","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S. Patil","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111569145","display_name":"Min-Woo Jang","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Min-Woo Jang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001981887","display_name":"Chia-Ling Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chia-Ling Chen","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100747327","display_name":"Dongjin Lee","orcid":"https://orcid.org/0000-0002-7575-868X"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongjin Lee","raw_affiliation_strings":["Department of Mechanical Engineering, University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Department of Mechanical Engineering, University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007480256","display_name":"Zhijang Ye","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zhijang Ye","raw_affiliation_strings":["Department of Mechanical Engineering, University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Department of Mechanical Engineering, University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065132450","display_name":"Walter E. Partlo","orcid":null},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"W. E. Partlo","raw_affiliation_strings":["Department of Chemistry, University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Department of Chemistry, University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090091276","display_name":"David J. Lilja","orcid":"https://orcid.org/0000-0003-3785-8206"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. J. Lilja","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102739816","display_name":"Stephen A. Campbell","orcid":"https://orcid.org/0000-0002-0702-5134"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. A. Campbell","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018478717","display_name":"Tianhong Cui","orcid":"https://orcid.org/0000-0002-7427-2274"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Tianhong Cui","raw_affiliation_strings":["Department of Mechanical Engineering, University of Minnesota, USA"],"affiliations":[{"raw_affiliation_string":"Department of Mechanical Engineering, University of Minnesota, USA","institution_ids":["https://openalex.org/I130238516"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":["https://openalex.org/A5113412468"],"corresponding_institution_ids":["https://openalex.org/I130238516"],"apc_list":null,"apc_paid":null,"fwci":0.2121,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.6050621,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"727","last_page":"732"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11449","display_name":"Mechanical and Optical Resonators","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11449","display_name":"Mechanical and Optical Resonators","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10369","display_name":"Advanced MEMS and NEMS Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10923","display_name":"Force Microscopy Techniques and Applications","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/nanoelectromechanical-systems","display_name":"Nanoelectromechanical systems","score":0.9216026067733765},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6797313690185547},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6165167689323425},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5938480496406555},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5883806347846985},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.5482764840126038},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5376272201538086},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5344433188438416},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5298442840576172},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5259866118431091},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.5025331974029541},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4627283811569214},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.459244042634964},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.45510873198509216},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3914434313774109},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.29505491256713867},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22250276803970337},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.17752927541732788},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.16690164804458618}],"concepts":[{"id":"https://openalex.org/C173409883","wikidata":"https://www.wikidata.org/wiki/Q175593","display_name":"Nanoelectromechanical systems","level":4,"score":0.9216026067733765},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6797313690185547},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6165167689323425},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5938480496406555},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5883806347846985},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.5482764840126038},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5376272201538086},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5344433188438416},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5298442840576172},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5259866118431091},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.5025331974029541},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4627283811569214},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.459244042634964},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.45510873198509216},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3914434313774109},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.29505491256713867},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22250276803970337},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.17752927541732788},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.16690164804458618},{"id":"https://openalex.org/C15083742","wikidata":"https://www.wikidata.org/wiki/Q261659","display_name":"Nanomedicine","level":3,"score":0.0},{"id":"https://openalex.org/C155672457","wikidata":"https://www.wikidata.org/wiki/Q61231","display_name":"Nanoparticle","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176565","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.46000000834465027,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4252993849","https://openalex.org/W3200424893","https://openalex.org/W4246304997","https://openalex.org/W2616524835","https://openalex.org/W2904118089","https://openalex.org/W941180990","https://openalex.org/W2917974523","https://openalex.org/W2137929580","https://openalex.org/W2619968078","https://openalex.org/W1908137878"],"abstract_inverted_index":{"Nanoelectromechanical":[0],"systems":[1],"(NEMS)":[2],"is":[3],"an":[4],"emerging":[5],"nanoscale":[6],"technology":[7],"that":[8,37,73],"combines":[9],"mechanical":[10],"and":[11,148,169,179,193],"electrical":[12],"effects":[13],"in":[14],"devices.":[15],"A":[16,176],"variety":[17],"of":[18,41,47,108,139,150,162,166,196],"NEMS-based":[19,102],"devices":[20,58,117],"have":[21,59],"been":[22,60],"proposed":[23],"for":[24],"integrated":[25],"chip":[26],"designs.":[27],"Amongst":[28],"them":[29,181],"are":[30,38],"near-ideal":[31],"digital":[32,54,68,121],"switches.":[33,103],"The":[34,104],"electromechanical":[35],"principles":[36],"the":[39,45,109,115,120,137,146,151,159,163,190,198],"basis":[40],"these":[42],"switches":[43,65],"impart":[44],"capability":[46],"extremely":[48],"low":[49],"power":[50,147],"switching":[51,57],"characteristics":[52],"to":[53,66,80,97,118,128,210],"circuits.":[55],"NEMS":[56,116],"mostly":[61],"used":[62,79],"as":[63],"simple":[64,125],"provide":[67],"operation,":[69],"however,":[70],"we":[71,88,157,188],"observe":[72],"their":[74],"unique":[75,110],"operation":[76],"can":[77],"be":[78],"accomplish":[81],"logic":[82,99,141,164,201],"functions":[83,165],"directly.":[84],"In":[85],"this":[86],"paper,":[87],"propose":[89],"a":[90,124,129,170,183,204],"novel":[91],"technique":[92,105,202,208],"called":[93],"`weighted":[94],"area":[95,149,194,200],"logic'":[96],"design":[98,207],"circuits":[100],"with":[101,114],"takes":[106],"advantage":[107],"structural":[111],"configurations":[112],"possible":[113],"convert":[119],"switch":[122,127],"from":[123],"ON-OFF":[126],"logical":[130],"switch.":[131],"This":[132],"transformation":[133],"not":[134],"only":[135],"reduces":[136],"delay":[138,192],"complex":[140],"units,":[142],"but":[143],"also":[144],"decreases":[145],"implementation":[152],"further.":[153],"To":[154],"demonstrate":[155],"this,":[156],"show":[158],"new":[160],"designs":[161],"NAND,":[167],"XOR":[168],"three":[171],"input":[172],"function":[173],"Y":[174],"=":[175],"+":[177],"B.C,":[178],"compose":[180],"into":[182],"32-bit":[184],"adder.":[185],"Through":[186],"simulation,":[187],"quantify":[189],"power,":[191],"advantages":[195],"using":[197],"weighted":[199],"over":[203],"standard":[205],"CMOS-like":[206],"applied":[209],"NEMS.":[211]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}