{"id":"https://openalex.org/W3151935685","doi":"https://doi.org/10.1109/date.2012.6176554","title":"Bounding WCET of applications using SDRAM with Priority Based Budget Scheduling in MPSoCs","display_name":"Bounding WCET of applications using SDRAM with Priority Based Budget Scheduling in MPSoCs","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3151935685","doi":"https://doi.org/10.1109/date.2012.6176554","mag":"3151935685"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://mediatum.ub.tum.de/node?id=1285827","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5106355269","display_name":"Harshvi Shah","orcid":"https://orcid.org/0009-0001-1793-3160"},"institutions":[{"id":"https://openalex.org/I4210134795","display_name":"Fortiss","ror":"https://ror.org/042x1tp92","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I4210134795"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"H. Shah","raw_affiliation_strings":["ForTISS GmbH, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"ForTISS GmbH, Munich, Germany","institution_ids":["https://openalex.org/I4210134795"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011865955","display_name":"A Raabe","orcid":"https://orcid.org/0000-0001-9574-4501"},"institutions":[{"id":"https://openalex.org/I4210134795","display_name":"Fortiss","ror":"https://ror.org/042x1tp92","country_code":"DE","type":"nonprofit","lineage":["https://openalex.org/I4210134795"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Raabe","raw_affiliation_strings":["ForTISS GmbH, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"ForTISS GmbH, Munich, Germany","institution_ids":["https://openalex.org/I4210134795"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063781430","display_name":"Alois Knoll","orcid":"https://orcid.org/0000-0003-4840-076X"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A. Knoll","raw_affiliation_strings":["Institut f\u00fcr Informatik VI, Technical University Munich, Garching, Germany"],"affiliations":[{"raw_affiliation_string":"Institut f\u00fcr Informatik VI, Technical University Munich, Garching, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5106355269"],"corresponding_institution_ids":["https://openalex.org/I4210134795"],"apc_list":null,"apc_paid":null,"fwci":5.5626,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.96300651,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"15","issue":null,"first_page":"665","last_page":"670"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8652012944221497},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6889850497245789},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6604198813438416},{"id":"https://openalex.org/keywords/interleaving","display_name":"Interleaving","score":0.6316952705383301},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5290219783782959},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5061964392662048},{"id":"https://openalex.org/keywords/preemption","display_name":"Preemption","score":0.4743928909301758},{"id":"https://openalex.org/keywords/autosar","display_name":"AUTOSAR","score":0.4683957099914551},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4546412229537964},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4183160662651062},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4033265709877014},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.35580354928970337},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34006643295288086},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.31590536236763}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8652012944221497},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6889850497245789},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6604198813438416},{"id":"https://openalex.org/C28034677","wikidata":"https://www.wikidata.org/wiki/Q17092530","display_name":"Interleaving","level":2,"score":0.6316952705383301},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5290219783782959},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5061964392662048},{"id":"https://openalex.org/C206952183","wikidata":"https://www.wikidata.org/wiki/Q1193100","display_name":"Preemption","level":2,"score":0.4743928909301758},{"id":"https://openalex.org/C2778602020","wikidata":"https://www.wikidata.org/wiki/Q300113","display_name":"AUTOSAR","level":3,"score":0.4683957099914551},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4546412229537964},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4183160662651062},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4033265709877014},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.35580354928970337},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34006643295288086},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.31590536236763},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2012.6176554","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176554","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:mediatum.ub.tum.de:node/1285827","is_oa":true,"landing_page_url":"http://mediatum.ub.tum.de/node?id=1285827","pdf_url":null,"source":{"id":"https://openalex.org/S4377196330","display_name":"mediaTUM  (Technical University of Munich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I62916508","host_organization_name":"Technical University of Munich","host_organization_lineage":["https://openalex.org/I62916508"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"}],"best_oa_location":{"id":"pmh:oai:mediatum.ub.tum.de:node/1285827","is_oa":true,"landing_page_url":"http://mediatum.ub.tum.de/node?id=1285827","pdf_url":null,"source":{"id":"https://openalex.org/S4377196330","display_name":"mediaTUM  (Technical University of Munich)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I62916508","host_organization_name":"Technical University of Munich","host_organization_lineage":["https://openalex.org/I62916508"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"article"},"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1541571860","https://openalex.org/W1965676608","https://openalex.org/W1976014094","https://openalex.org/W2101980589","https://openalex.org/W2104299099","https://openalex.org/W2113130027","https://openalex.org/W2116826559","https://openalex.org/W2122833539","https://openalex.org/W2124230563","https://openalex.org/W2127322963","https://openalex.org/W3022440123","https://openalex.org/W6675499401"],"related_works":["https://openalex.org/W2509809785","https://openalex.org/W2082939521","https://openalex.org/W2547220881","https://openalex.org/W1603816627","https://openalex.org/W2532617734","https://openalex.org/W2132401245","https://openalex.org/W3089341786","https://openalex.org/W2056138949","https://openalex.org/W1976244802","https://openalex.org/W2389333520"],"abstract_inverted_index":{"SDRAM":[0,131,151],"is":[1,15,23,82,138],"a":[2,24,51,139,149,153],"popular":[3],"off-chip":[4],"memory":[5,168],"that":[6,73,186],"provides":[7],"large":[8],"data":[9,12],"storage,":[10],"high":[11],"rates,":[13],"and":[14,38,89,107,121,164,176,191],"in":[16,27,30,63],"general":[17],"significantly":[18],"cheaper":[19],"than":[20],"SRAM.":[21],"There":[22],"growing":[25],"interest":[26],"using":[28,156],"SDRAMs":[29,97],"safety":[31],"critical":[32],"application":[33,147],"domains":[34],"like":[35],"aerospace,":[36],"automotive":[37],"industrial":[39],"automation.":[40],"Some":[41],"of":[42,66,145,152],"these":[43],"applications":[44],"have":[45,54,98],"hard":[46],"real-time":[47],"requirements":[48],"where":[49],"missing":[50],"deadline":[52],"can":[53],"devastating":[55],"consequence.":[56],"Before":[57],"integrating":[58],"any":[59],"hardware":[60,115],"or":[61],"software":[62],"this":[64,81],"type":[65],"system":[67,169],"it":[68],"needs":[69],"to":[70,128,141],"be":[71,77],"proven":[72],"deadlines":[74],"will":[75],"always":[76],"met.":[78],"In":[79],"practice,":[80],"done":[83],"by":[84],"analyzing":[85],"application's":[86],"timing":[87],"behavior":[88],"calculating":[90],"its":[91],"Worst":[92],"Case":[93],"Execution":[94],"Time":[95],"(WCET).":[96],"variable":[99],"access":[100,160],"latencies":[101],"depending":[102],"on":[103,114,170],"the":[104,108,130,143,157,178],"refresh":[105],"operation":[106],"previous":[109],"accesses.":[110],"This":[111],"paper":[112],"builds":[113],"techniques":[116],"such":[117],"as":[118],"bank":[119],"interleaving":[120],"applying":[122],"Priority":[123],"Based":[124],"Budget":[125],"Scheduling":[126],"(PBS)":[127],"share":[129],"among":[132],"multiple":[133],"masters.":[134],"Its":[135],"main":[136],"contribution":[137],"technique":[140,188],"bound":[142],"WCET":[144,180,193],"an":[146,166,171],"accessing":[148],"shared":[150],"multicore":[154],"architecture":[155],"worst":[158],"case":[159],"pattern.":[161],"We":[162],"implemented":[163],"tested":[165],"overall":[167],"Altera":[172],"Cyclone":[173],"III":[174],"FPGA":[175],"applied":[177],"proposed":[179],"estimation":[181],"technique.":[182],"The":[183],"results":[184],"show":[185],"our":[187],"produces":[189],"safe":[190],"low":[192],"bounds.":[194]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}