{"id":"https://openalex.org/W3144348753","doi":"https://doi.org/10.1109/date.2012.6176551","title":"Correct-by-construction multi-component SoC design","display_name":"Correct-by-construction multi-component SoC design","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3144348753","doi":"https://doi.org/10.1109/date.2012.6176551","mag":"3144348753"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033790986","display_name":"Roopak Sinha","orcid":"https://orcid.org/0000-0001-9486-7833"},"institutions":[{"id":"https://openalex.org/I1326498283","display_name":"Institut national de recherche en informatique et en automatique","ror":"https://ror.org/02kvxyf05","country_code":"FR","type":"funder","lineage":["https://openalex.org/I1326498283"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"R. Sinha","raw_affiliation_strings":["POP ART Team, INRIA Rh\u00f4ne, Alpes, France"],"affiliations":[{"raw_affiliation_string":"POP ART Team, INRIA Rh\u00f4ne, Alpes, France","institution_ids":["https://openalex.org/I1326498283"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076621370","display_name":"Partha S. Roop","orcid":"https://orcid.org/0000-0001-9654-5678"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"P. S. Roop","raw_affiliation_strings":["Electrical and Computer Engineering, University of Auckland, Auckland, New Zealand"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Auckland, Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088166627","display_name":"Zoran Sal\u010di\u0107","orcid":"https://orcid.org/0000-0001-7714-9848"},"institutions":[{"id":"https://openalex.org/I154130895","display_name":"University of Auckland","ror":"https://ror.org/03b94tp07","country_code":"NZ","type":"education","lineage":["https://openalex.org/I154130895"]}],"countries":["NZ"],"is_corresponding":false,"raw_author_name":"Z. Salcic","raw_affiliation_strings":["Electrical and Computer Engineering, University of Auckland, Auckland, New Zealand"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering, University of Auckland, Auckland, New Zealand","institution_ids":["https://openalex.org/I154130895"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5056774275","display_name":"Sriparna Basu","orcid":"https://orcid.org/0000-0001-7924-8153"},"institutions":[{"id":"https://openalex.org/I173911158","display_name":"Iowa State University","ror":"https://ror.org/04rswrd78","country_code":"US","type":"education","lineage":["https://openalex.org/I173911158"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Basu","raw_affiliation_strings":["Department of Computer Science, Iowa State University, Ames, IA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, Iowa State University, Ames, IA, USA","institution_ids":["https://openalex.org/I173911158"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5033790986"],"corresponding_institution_ids":["https://openalex.org/I1326498283"],"apc_list":null,"apc_paid":null,"fwci":0.7092,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.7621609,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"26","issue":null,"first_page":"647","last_page":"652"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.7094810605049133},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.704983115196228},{"id":"https://openalex.org/keywords/component","display_name":"Component (thermodynamics)","score":0.6986429691314697},{"id":"https://openalex.org/keywords/protocol","display_name":"Protocol (science)","score":0.6610432267189026},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5658419132232666},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4597729444503784},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.44816845655441284},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41682398319244385},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.4153316020965576},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.326734721660614},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20281654596328735}],"concepts":[{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.7094810605049133},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.704983115196228},{"id":"https://openalex.org/C168167062","wikidata":"https://www.wikidata.org/wiki/Q1117970","display_name":"Component (thermodynamics)","level":2,"score":0.6986429691314697},{"id":"https://openalex.org/C2780385302","wikidata":"https://www.wikidata.org/wiki/Q367158","display_name":"Protocol (science)","level":3,"score":0.6610432267189026},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5658419132232666},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4597729444503784},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.44816845655441284},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41682398319244385},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.4153316020965576},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.326734721660614},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20281654596328735},{"id":"https://openalex.org/C204787440","wikidata":"https://www.wikidata.org/wiki/Q188504","display_name":"Alternative medicine","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C142724271","wikidata":"https://www.wikidata.org/wiki/Q7208","display_name":"Pathology","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C71924100","wikidata":"https://www.wikidata.org/wiki/Q11190","display_name":"Medicine","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1175781713","https://openalex.org/W1583418408","https://openalex.org/W2059176334","https://openalex.org/W2084772005","https://openalex.org/W2163762091","https://openalex.org/W2166685488","https://openalex.org/W3142062468","https://openalex.org/W4240110784","https://openalex.org/W4244728546"],"related_works":["https://openalex.org/W2502691491","https://openalex.org/W2017236304","https://openalex.org/W3142211975","https://openalex.org/W1879443270","https://openalex.org/W2018912978","https://openalex.org/W2119122672","https://openalex.org/W2130914040","https://openalex.org/W2136848245","https://openalex.org/W1978899622","https://openalex.org/W2115579119"],"abstract_inverted_index":{"Systems-on-chip":[0],"(SoCs)":[1],"contain":[2],"multiple":[3,20],"interconnected":[4],"and":[5],"interacting":[6],"components.":[7],"In":[8],"this":[9],"paper,":[10],"we":[11,71],"present":[12],"a":[13,23,30,66],"compositional":[14],"approach":[15],"for":[16],"the":[17,74],"integration":[18],"of":[19,26,68],"components":[21,45,59],"with":[22],"wide":[24],"range":[25],"protocol":[27,81],"mismatches":[28],"into":[29],"single":[31],"SoC.":[32],"We":[33],"show":[34,72],"how":[35],"SoC":[36],"construction":[37],"can":[38,52],"be":[39,54],"done":[40],"in":[41,83],"single-step":[42],"when":[43],"all":[44],"are":[46],"integrated":[47,63],"at":[48],"once":[49],"or":[50],"it":[51],"also":[53],"performed":[55],"incrementally":[56],"by":[57],"adding":[58],"to":[60,79],"an":[61],"already":[62],"design.":[64],"Using":[65],"number":[67],"AMBA":[69],"IPs,":[70],"that":[73],"proposed":[75],"framework":[76],"is":[77],"able":[78],"perform":[80],"conversion":[82],"many":[84],"cases":[85],"where":[86],"existing":[87],"approaches":[88],"fail.":[89]},"counts_by_year":[{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}