{"id":"https://openalex.org/W3152270808","doi":"https://doi.org/10.1109/date.2012.6176533","title":"Exploiting binary translation for fast ASIP design space exploration on FPGAs","display_name":"Exploiting binary translation for fast ASIP design space exploration on FPGAs","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3152270808","doi":"https://doi.org/10.1109/date.2012.6176533","mag":"3152270808"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000070335","display_name":"Sebastiano Pomata","orcid":null},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Pomata","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Cagliari, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050421874","display_name":"Paolo Meloni","orcid":"https://orcid.org/0000-0002-8106-4641"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"P. Meloni","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Cagliari, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034689390","display_name":"Giuseppe Tuveri","orcid":null},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"G. Tuveri","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Cagliari, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007761671","display_name":"Luigi Raffo","orcid":"https://orcid.org/0000-0001-9683-009X"},"institutions":[{"id":"https://openalex.org/I172446870","display_name":"University of Cagliari","ror":"https://ror.org/003109y17","country_code":"IT","type":"education","lineage":["https://openalex.org/I172446870"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Raffo","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, University of Cagliari, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, University of Cagliari, Italy","institution_ids":["https://openalex.org/I172446870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091764184","display_name":"Menno Lindwer","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"M. Lindwer","raw_affiliation_strings":["Intel Corp., Eindhoven, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel Corp., Eindhoven, Netherlands","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1891,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.45749376,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"566","last_page":"569"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6680631637573242},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6587528586387634},{"id":"https://openalex.org/keywords/binary-translation","display_name":"Binary translation","score":0.6541000604629517},{"id":"https://openalex.org/keywords/translation","display_name":"Translation (biology)","score":0.6239908337593079},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.574452817440033},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5351264476776123},{"id":"https://openalex.org/keywords/space","display_name":"Space (punctuation)","score":0.4603661298751831},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45310115814208984},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3965616822242737},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.28099119663238525},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.1613141894340515},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1027635931968689},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08203324675559998},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.07579317688941956}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6680631637573242},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6587528586387634},{"id":"https://openalex.org/C2778971978","wikidata":"https://www.wikidata.org/wiki/Q2287075","display_name":"Binary translation","level":3,"score":0.6541000604629517},{"id":"https://openalex.org/C149364088","wikidata":"https://www.wikidata.org/wiki/Q185917","display_name":"Translation (biology)","level":4,"score":0.6239908337593079},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.574452817440033},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5351264476776123},{"id":"https://openalex.org/C2778572836","wikidata":"https://www.wikidata.org/wiki/Q380933","display_name":"Space (punctuation)","level":2,"score":0.4603661298751831},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45310115814208984},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3965616822242737},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.28099119663238525},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.1613141894340515},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1027635931968689},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08203324675559998},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.07579317688941956},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C105580179","wikidata":"https://www.wikidata.org/wiki/Q188928","display_name":"Messenger RNA","level":3,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2012.6176533","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176533","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:iris.unica.it:11584/109025","is_oa":false,"landing_page_url":"http://hdl.handle.net/11584/109025","pdf_url":null,"source":{"id":"https://openalex.org/S4377196293","display_name":"UNICA IRIS Institutional Research Information System (University of Cagliari)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172446870","host_organization_name":"University of Cagliari","host_organization_lineage":["https://openalex.org/I172446870"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1861759238","https://openalex.org/W1970939331","https://openalex.org/W2066339098","https://openalex.org/W2080241541","https://openalex.org/W2103127274","https://openalex.org/W2150023094","https://openalex.org/W3148322066","https://openalex.org/W4230674653","https://openalex.org/W4241410512","https://openalex.org/W4251534053"],"related_works":["https://openalex.org/W1967938402","https://openalex.org/W4300133395","https://openalex.org/W4322587716","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W4313341326","https://openalex.org/W2111062328","https://openalex.org/W1994609733","https://openalex.org/W2075808029"],"abstract_inverted_index":{"Complex":[0],"Application":[1],"Specific":[2],"Instruction-set":[3],"Processors":[4],"(ASIPs)":[5],"expose":[6],"to":[7,32],"the":[8,18,72,84,91,119],"designer":[9],"a":[10,99,104,131],"large":[11],"number":[12,85],"of":[13,15,60,74,86,93,106,116],"degrees":[14],"freedom,":[16],"posing":[17],"need":[19],"for":[20],"highly":[21],"accurate":[22],"and":[23,39],"rapid":[24],"simulation":[25,41],"environments.":[26],"FPGA-based":[27],"emulators":[28],"represent":[29],"an":[30,111],"alternative":[31],"software":[33],"cycle-accurate":[34],"simulators,":[35],"preserving":[36],"maximum":[37],"accuracy":[38],"reasonable":[40],"times.":[42],"The":[43,62],"work":[44],"presented":[45],"in":[46],"this":[47],"paper":[48],"aims":[49],"at":[50],"exploiting":[51],"FPGA":[52,87,143],"emulation":[53,144],"within":[54],"technology":[55],"aware":[56],"design":[57,120,132],"space":[58,121,133],"exploration":[59,134],"ASIPs.":[61],"potential":[63],"speedup":[64],"provided":[65],"by":[66,71,82,141],"reconfigurable":[67],"logic":[68],"is":[69,127],"reduced":[70],"overhead":[73,78],"RTL":[75],"synthesis/implementation.":[76],"This":[77,125],"can":[79,150],"be":[80],"mitigated":[81],"reducing":[83],"implementation":[88],"processes,":[89],"through":[90],"adoption":[92],"binary-level":[94],"translation.":[95],"Hereby":[96],"we":[97,149],"present":[98],"prototyping":[100],"method":[101],"that,":[102],"given":[103],"set":[105],"candidate":[107],"ASIP":[108,113],"configurations,":[109],"defines":[110],"overdimensioned":[112],"architecture,":[114],"capable":[115],"emulating":[117],"all":[118],"points":[122],"under":[123],"evaluation.":[124],"approach":[126],"then":[128],"evaluated":[129],"with":[130,138,145],"case":[135],"study.":[136],"Along":[137],"execution":[139],"time,":[140],"coupling":[142],"activity-based":[146],"physical":[147],"modeling,":[148],"extract":[151],"area/power/energy":[152],"figures.":[153]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2021-04-13T00:00:00"}