{"id":"https://openalex.org/W3143946361","doi":"https://doi.org/10.1109/date.2012.6176532","title":"FAST-GP: An RTL functional verification framework based on fault simulation on GP-GPUs","display_name":"FAST-GP: An RTL functional verification framework based on fault simulation on GP-GPUs","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3143946361","doi":"https://doi.org/10.1109/date.2012.6176532","mag":"3143946361"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088231786","display_name":"Nicola Bombieri","orcid":"https://orcid.org/0000-0003-3256-5885"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"N. Bombieri","raw_affiliation_strings":["Department of Computer Science, University of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Fummi","raw_affiliation_strings":["Department of Computer Science, University of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016191744","display_name":"Valerio Guarnieri","orcid":null},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"V. Guarnieri","raw_affiliation_strings":["Department of Computer Science, University of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088231786"],"corresponding_institution_ids":["https://openalex.org/I119439378"],"apc_list":null,"apc_paid":null,"fwci":1.7403,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.85347574,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"562","last_page":"565"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9968000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9860000014305115,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9715999960899353,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7888050079345703},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6761019229888916},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.5344381332397461},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.5282715559005737},{"id":"https://openalex.org/keywords/fault-injection","display_name":"Fault injection","score":0.5267148613929749},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.4952670633792877},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4357280135154724},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35360366106033325},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.28484347462654114},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.22420355677604675},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.18407151103019714},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.17901897430419922},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.12737399339675903}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7888050079345703},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6761019229888916},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.5344381332397461},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.5282715559005737},{"id":"https://openalex.org/C2775928411","wikidata":"https://www.wikidata.org/wiki/Q2041312","display_name":"Fault injection","level":3,"score":0.5267148613929749},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.4952670633792877},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4357280135154724},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35360366106033325},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.28484347462654114},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.22420355677604675},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.18407151103019714},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.17901897430419922},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.12737399339675903},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176532","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176532","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1975338463","https://openalex.org/W1988129739","https://openalex.org/W2008424443","https://openalex.org/W2028177656","https://openalex.org/W2062716389","https://openalex.org/W2097482433","https://openalex.org/W2102591716","https://openalex.org/W2104183572","https://openalex.org/W2131980108","https://openalex.org/W2133250872","https://openalex.org/W2145224769","https://openalex.org/W2153450600","https://openalex.org/W2168712643","https://openalex.org/W3144573862","https://openalex.org/W3146952922","https://openalex.org/W6682714503","https://openalex.org/W6685120274"],"related_works":["https://openalex.org/W2084021295","https://openalex.org/W4237135115","https://openalex.org/W2548858633","https://openalex.org/W176551009","https://openalex.org/W2120231722","https://openalex.org/W2976462154","https://openalex.org/W2113539181","https://openalex.org/W2942930993","https://openalex.org/W193150377","https://openalex.org/W2989388779"],"abstract_inverted_index":{"This":[0],"paper":[1,55],"presents":[2],"FAST-GP,":[3],"a":[4,24,43],"framework":[5,28,61,105],"for":[6],"functional":[7],"verification":[8,88],"of":[9,59,68,83,93],"RTL":[10,31,85],"designs,":[11,108],"which":[12],"is":[13],"based":[14],"on":[15,21],"fault":[16,25,52],"injection":[17],"and":[18,51],"parallel":[19,46],"simulation":[20],"GP-GPUs.":[22],"Given":[23],"model,":[26],"the":[27,30,60,65,80,84,104,113],"translates":[29],"code":[32,37],"into":[33],"an":[34],"injected":[35,94],"C":[36],"targeting":[38],"NVIDIA":[39],"GPUs,":[40],"thus":[41],"allowing":[42],"very":[44],"fast":[45],"automatic":[47],"test":[48],"pattern":[49],"generation":[50],"simulation.":[53],"The":[54],"compares":[56],"different":[57,107],"configurations":[58],"to":[62,106,111],"better":[63],"exploit":[64],"architectural":[66,81],"characteristics":[67,82],"such":[69],"GP-GPUs":[70],"(such":[71],"as":[72],"thread":[73],"synchronization,":[74],"branch":[75],"divergence,":[76],"etc.)":[77],"by":[78,102],"considering":[79],"design":[86],"under":[87],"(i.e.,":[89],"complexity,":[90],"size,":[91],"number":[92],"faults,":[95],"etc.).":[96],"Experimental":[97],"results":[98],"have":[99],"been":[100],"conducted":[101],"applying":[103],"in":[109],"order":[110],"prove":[112],"methodology":[114],"effectiveness.":[115]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":2}],"updated_date":"2025-12-19T19:40:27.379048","created_date":"2025-10-10T00:00:00"}