{"id":"https://openalex.org/W3142199964","doi":"https://doi.org/10.1109/date.2012.6176529","title":"PowerAdviser: An RTL power platform for interactive sequential optimizations","display_name":"PowerAdviser: An RTL power platform for interactive sequential optimizations","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3142199964","doi":"https://doi.org/10.1109/date.2012.6176529","mag":"3142199964"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176529","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5088506914","display_name":"Vyagrheswarudu Nainala","orcid":null},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"N. Vyagrheswarudu","raw_affiliation_strings":["Texas Instruments, Inc., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101564772","display_name":"Subhajit Das","orcid":"https://orcid.org/0000-0002-0251-5556"},"institutions":[{"id":"https://openalex.org/I4210109535","display_name":"Texas Instruments (India)","ror":"https://ror.org/01t305n31","country_code":"IN","type":"company","lineage":["https://openalex.org/I4210109535","https://openalex.org/I74760111"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"S. Das","raw_affiliation_strings":["Texas Instruments, Inc., Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Texas Instruments, Inc., Bangalore, India","institution_ids":["https://openalex.org/I4210109535"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067605878","display_name":"Abhishek Ranjan","orcid":"https://orcid.org/0000-0003-3289-6705"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"A. Ranjan","raw_affiliation_strings":["Calypto Design Systems, Inc., Noida, India"],"affiliations":[{"raw_affiliation_string":"Calypto Design Systems, Inc., Noida, India","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5088506914"],"corresponding_institution_ids":["https://openalex.org/I4210109535"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.34363875,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"550","last_page":"553"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9343000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9343000054359436,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9117000102996826,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.9017959237098694},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.813072919845581},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7415674924850464},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5273200869560242},{"id":"https://openalex.org/keywords/scope","display_name":"Scope (computer science)","score":0.5272827744483948},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5086916089057922},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.47235095500946045},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4713919758796692},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.4580167829990387},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4534187912940979},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3607076108455658},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33856964111328125},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.29462090134620667},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2826758921146393},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.22124013304710388},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14052850008010864},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11848652362823486},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.08388262987136841},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08007773756980896},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0685684084892273},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06806400418281555}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.9017959237098694},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.813072919845581},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7415674924850464},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5273200869560242},{"id":"https://openalex.org/C2778012447","wikidata":"https://www.wikidata.org/wiki/Q1034415","display_name":"Scope (computer science)","level":2,"score":0.5272827744483948},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5086916089057922},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.47235095500946045},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4713919758796692},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.4580167829990387},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4534187912940979},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3607076108455658},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33856964111328125},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.29462090134620667},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2826758921146393},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.22124013304710388},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14052850008010864},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11848652362823486},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.08388262987136841},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08007773756980896},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0685684084892273},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06806400418281555},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176529","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176529","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2025516544","https://openalex.org/W2051684831","https://openalex.org/W2102666576","https://openalex.org/W2152938140","https://openalex.org/W2165203480"],"related_works":["https://openalex.org/W2152979262","https://openalex.org/W2485892467","https://openalex.org/W4252084893","https://openalex.org/W1949070338","https://openalex.org/W4390197045","https://openalex.org/W1510566755","https://openalex.org/W2421981162","https://openalex.org/W4562818","https://openalex.org/W4254183379","https://openalex.org/W2761162340"],"abstract_inverted_index":{"Power":[0],"has":[1],"become":[2],"the":[3,30,51,54,57,100],"overriding":[4],"concern":[5],"for":[6,95],"most":[7],"modern":[8],"electronic":[9],"applications":[10],"today.":[11],"To":[12],"reduce":[13],"clock":[14,17,27,36],"power,":[15],"sequential":[16,35,82,90],"gating":[18,37],"is":[19],"increasingly":[20],"getting":[21],"used":[22],"over":[23],"and":[24,56],"above":[25],"combinational":[26],"gating.":[28],"Given":[29],"complexity":[31],"of":[32,53],"manually":[33],"identifying":[34],"changes,":[38],"automatic":[39,89],"tools":[40,47],"are":[41],"becoming":[42],"popular.":[43],"However,":[44],"since":[45],"these":[46],"always":[48],"work":[49],"within":[50],"scope":[52],"design":[55],"constraints":[58],"provided,":[59],"they":[60],"do":[61],"not":[62],"provide":[63],"any":[64],"insight":[65],"into":[66],"additional":[67,96],"power":[68,97,115],"savings":[69,98],"that":[70,99],"might":[71],"still":[72],"be":[73],"possible.":[74],"In":[75],"this":[76,108],"paper":[77],"we":[78,111],"present":[79],"an":[80],"interactive":[81],"analysis":[83],"flow,":[84],"PowerAdviser,":[85],"which":[86],"besides":[87],"performing":[88],"changes":[91],"also":[92],"provides":[93],"information":[94],"user":[101],"can":[102],"realize":[103],"through":[104],"manual":[105],"changes.":[106],"Using":[107],"new":[109],"flow":[110],"have":[112],"achieved":[113],"dynamic":[114],"reduction":[116],"upto":[117],"45%":[118],"more":[119],"than":[120],"a":[121],"purely":[122],"automated":[123],"flow.":[124]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}