{"id":"https://openalex.org/W4241505725","doi":"https://doi.org/10.1109/date.2012.6176528","title":"Low power aging-aware register file design by duty cycle balancing","display_name":"Low power aging-aware register file design by duty cycle balancing","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W4241505725","doi":"https://doi.org/10.1109/date.2012.6176528"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176528","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100328347","display_name":"Shuai Wang","orcid":"https://orcid.org/0000-0003-2997-1030"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Shuai Wang","raw_affiliation_strings":["State Key Laboratory of Novel Software Technology, Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Novel Software Technology, Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086297619","display_name":"Jin Tao","orcid":"https://orcid.org/0000-0003-1066-1809"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tao Jin","raw_affiliation_strings":["State Key Laboratory of Novel Software Technology, Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Novel Software Technology, Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012812762","display_name":"Chuanlei Zheng","orcid":"https://orcid.org/0000-0002-7317-826X"},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chuanlei Zheng","raw_affiliation_strings":["State Key Laboratory of Novel Software Technology, Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Novel Software Technology, Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I881766915"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5089359190","display_name":"Guangshan Duan","orcid":null},"institutions":[{"id":"https://openalex.org/I881766915","display_name":"Nanjing University","ror":"https://ror.org/01rxvg760","country_code":"CN","type":"education","lineage":["https://openalex.org/I881766915"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangshan Duan","raw_affiliation_strings":["State Key Laboratory of Novel Software Technology, Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Novel Software Technology, Department of Computer Science and Technology, Nanjing University, Nanjing, Jiangsu, China","institution_ids":["https://openalex.org/I881766915"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100328347"],"corresponding_institution_ids":["https://openalex.org/I881766915"],"apc_list":null,"apc_paid":null,"fwci":1.964,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.87948924,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"546","last_page":"549"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9467691779136658},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.591633141040802},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.5481023788452148},{"id":"https://openalex.org/keywords/negative-bias-temperature-instability","display_name":"Negative-bias temperature instability","score":0.5413621664047241},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5320385694503784},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42094987630844116},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3868715763092041},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3403714895248413},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25618070363998413},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2536202669143677},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17324748635292053},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.13858821988105774},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.13596737384796143},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.13001883029937744},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12120342254638672},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.10058042407035828}],"concepts":[{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9467691779136658},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.591633141040802},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.5481023788452148},{"id":"https://openalex.org/C557185","wikidata":"https://www.wikidata.org/wiki/Q6987194","display_name":"Negative-bias temperature instability","level":5,"score":0.5413621664047241},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5320385694503784},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42094987630844116},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3868715763092041},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3403714895248413},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25618070363998413},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2536202669143677},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17324748635292053},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.13858821988105774},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.13596737384796143},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.13001883029937744},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12120342254638672},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.10058042407035828},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176528","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176528","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5600000023841858,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2032094184","https://openalex.org/W2041424982","https://openalex.org/W2099746875","https://openalex.org/W2110027520","https://openalex.org/W2113115586","https://openalex.org/W2115016937","https://openalex.org/W2115157620","https://openalex.org/W2125169487","https://openalex.org/W2134111163","https://openalex.org/W2138787284","https://openalex.org/W2153456949","https://openalex.org/W2164406663","https://openalex.org/W2171065098","https://openalex.org/W3140903683","https://openalex.org/W4234640396","https://openalex.org/W4240146668","https://openalex.org/W4246873662","https://openalex.org/W6678750068","https://openalex.org/W6685248236","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W2042399072","https://openalex.org/W2356166161","https://openalex.org/W3144620029","https://openalex.org/W2130533867","https://openalex.org/W2540018280","https://openalex.org/W2139082473","https://openalex.org/W2045163867","https://openalex.org/W2026040430","https://openalex.org/W2517623286","https://openalex.org/W2071018290"],"abstract_inverted_index":{"The":[0,24,94],"degradation":[1,147],"of":[2,36,50,58,110,122,148],"CMOS":[3],"devices":[4,51],"over":[5],"the":[6,10,14,32,37,41,47,59,87,100,106,111,119,123,127,143,161],"lifetime":[7],"can":[8,98,132,158],"cause":[9],"severe":[11],"threat":[12],"to":[13,45,56,85],"system":[15],"performance":[16],"and":[17,145],"reliability":[18],"at":[19],"deep":[20],"submicron":[21],"semiconductor":[22],"technologies.":[23],"negative":[25,101],"bias":[26],"temperature":[27,144],"instability":[28],"(NBTI)":[29],"is":[30,52],"among":[31],"most":[33],"important":[34],"sources":[35],"aging":[38,89,102],"mechanisms.":[39],"Applying":[40],"traditional":[42],"guardbanding":[43],"technique":[44],"address":[46],"decreased":[48],"speed":[49],"too":[53],"costly.":[54],"Due":[55],"presence":[57],"narrow-width":[60,124],"values,":[61],"integer":[62,91,149,170],"register":[63,81,92,115,128,150,171],"files":[64],"in":[65,90,114],"high-performance":[66],"microprocessors":[67],"suffer":[68],"a":[69,135,165],"very":[70],"high":[71],"NBTI":[72,146,162],"stress.":[73],"In":[74],"this":[75],"paper,":[76],"we":[77],"propose":[78],"an":[79],"aging-aware":[80],"file":[82],"(AARF)":[83],"design":[84,97],"combat":[86],"NBTI-induced":[88],"files.":[93,116,151,172],"proposed":[95],"AARF":[96,131,157],"mitigate":[99],"effects":[103],"by":[104],"balancing":[105],"duty":[107],"cycle":[108],"ratio":[109],"internal":[112],"bits":[113,121],"By":[117],"gating":[118],"leading":[120],"values":[125],"during":[126],"accesses,":[129],"our":[130],"also":[133],"achieve":[134],"significantly":[136],"power":[137,167],"reduction,":[138],"which":[139],"will":[140],"further":[141],"reduce":[142,160],"Our":[152],"experimental":[153],"results":[154],"show":[155],"that":[156],"effectively":[159],"stress":[163],"with":[164],"36.9%":[166],"saving":[168],"for":[169]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}