{"id":"https://openalex.org/W3152087389","doi":"https://doi.org/10.1109/date.2012.6176519","title":"Design of a collective communication infrastructure for barrier synchronization in cluster-based nanoscale MPSoCs","display_name":"Design of a collective communication infrastructure for barrier synchronization in cluster-based nanoscale MPSoCs","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3152087389","doi":"https://doi.org/10.1109/date.2012.6176519","mag":"3152087389"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176519","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176519","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11380/1171875","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007832959","display_name":"Jos\u00e9 Luis Abell\u00e1n","orcid":"https://orcid.org/0000-0003-3550-720X"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":true,"raw_author_name":"J. L. Abellan","raw_affiliation_strings":["DiTEC, University of Murcia, Murcia, Spain"],"affiliations":[{"raw_affiliation_string":"DiTEC, University of Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101542945","display_name":"Jos\u00e9 Fern\u00e1ndez","orcid":"https://orcid.org/0000-0002-9774-9055"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J. Fernandez","raw_affiliation_strings":["DiTEC, University of Murcia, Murcia, Spain"],"affiliations":[{"raw_affiliation_string":"DiTEC, University of Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010840475","display_name":"Manuel E. Acacio","orcid":"https://orcid.org/0000-0003-0935-4078"},"institutions":[{"id":"https://openalex.org/I80180929","display_name":"Universidad de Murcia","ror":"https://ror.org/03p3aeb86","country_code":"ES","type":"education","lineage":["https://openalex.org/I80180929"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"M. E. Acacio","raw_affiliation_strings":["DiTEC, University of Murcia, Murcia, Spain"],"affiliations":[{"raw_affiliation_string":"DiTEC, University of Murcia, Murcia, Spain","institution_ids":["https://openalex.org/I80180929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5011268330","display_name":"Davide Bertozzi","orcid":"https://orcid.org/0000-0001-7462-4551"},"institutions":[{"id":"https://openalex.org/I201324441","display_name":"University of Ferrara","ror":"https://ror.org/041zkgm14","country_code":"IT","type":"education","lineage":["https://openalex.org/I201324441"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Bertozzi","raw_affiliation_strings":["ENDIF, University of Ferrara, Ferrara, Italy"],"affiliations":[{"raw_affiliation_string":"ENDIF, University of Ferrara, Ferrara, Italy","institution_ids":["https://openalex.org/I201324441"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020213779","display_name":"Daniele Bortolotti","orcid":"https://orcid.org/0000-0002-2175-2418"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Bortolotti","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061145921","display_name":"Andrea Marongiu","orcid":"https://orcid.org/0000-0003-1010-4762"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Marongiu","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Benini","raw_affiliation_strings":["DEIS, University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"DEIS, University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5007832959"],"corresponding_institution_ids":["https://openalex.org/I80180929"],"apc_list":null,"apc_paid":null,"fwci":0.7092,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.76239417,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"50","issue":null,"first_page":"491","last_page":"496"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9918000102043152,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7588149309158325},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.7548154592514038},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6946715712547302},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6231343746185303},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.5728299021720886},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5594578981399536},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.5364111065864563},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5322774648666382},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.5265926718711853},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5120894908905029},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4921364188194275},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4510502219200134},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38039925694465637},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3732761740684509},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.31143322587013245},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1919991672039032},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18838346004486084}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7588149309158325},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.7548154592514038},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6946715712547302},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6231343746185303},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.5728299021720886},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5594578981399536},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.5364111065864563},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5322774648666382},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.5265926718711853},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5120894908905029},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4921364188194275},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4510502219200134},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38039925694465637},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3732761740684509},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.31143322587013245},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1919991672039032},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18838346004486084},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/date.2012.6176519","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176519","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/132663","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/132663","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unife.it:11392/1736281","is_oa":false,"landing_page_url":"http://hdl.handle.net/11392/1736281","pdf_url":null,"source":{"id":"https://openalex.org/S4306400369","display_name":"Institutional Research Information System University of Ferrara (University of Ferrara)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I201324441","host_organization_name":"University of Ferrara","host_organization_lineage":["https://openalex.org/I201324441"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:iris.unimore.it:11380/1171875","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171875","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:iris.unimore.it:11380/1171875","is_oa":true,"landing_page_url":"http://hdl.handle.net/11380/1171875","pdf_url":null,"source":{"id":"https://openalex.org/S4306400718","display_name":"IRIS UNIMORE (University of Modena and Reggio Emilia)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I122346577","host_organization_name":"University of Modena and Reggio Emilia","host_organization_lineage":["https://openalex.org/I122346577"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1561233365","https://openalex.org/W2016737817","https://openalex.org/W2018307252","https://openalex.org/W2032510522","https://openalex.org/W2037214773","https://openalex.org/W2051696543","https://openalex.org/W2091580198","https://openalex.org/W2106910123","https://openalex.org/W2115162681","https://openalex.org/W2128087858","https://openalex.org/W2154056489","https://openalex.org/W2170987128","https://openalex.org/W4211026048","https://openalex.org/W4235956876","https://openalex.org/W6633627823","https://openalex.org/W6677314727"],"related_works":["https://openalex.org/W1595151633","https://openalex.org/W2144563801","https://openalex.org/W2119720358","https://openalex.org/W3162821800","https://openalex.org/W2091053613","https://openalex.org/W2098361120","https://openalex.org/W42766010","https://openalex.org/W1970943415","https://openalex.org/W3152087389","https://openalex.org/W1996762828"],"abstract_inverted_index":{"Barrier":[0],"synchronization":[1,80],"is":[2,55],"a":[3,45],"key":[4],"programming":[5,76],"primitive":[6],"for":[7],"shared":[8],"memory":[9],"embedded":[10],"MPSoCs.":[11],"As":[12],"the":[13,21,52,60,64,74],"core":[14],"count":[15],"increases,":[16],"software":[17,85],"implementations":[18],"cannot":[19],"provide":[20],"needed":[22],"performance":[23,61],"and":[24,43,78],"scalability,":[25],"thus":[26],"making":[27],"hardware":[28],"acceleration":[29],"critical.":[30],"In":[31],"this":[32],"paper":[33],"we":[34],"describe":[35],"an":[36],"interconnect":[37],"extension":[38],"implemented":[39],"with":[40,44,57,83],"standard":[41],"cells":[42],"mainstream":[46],"industrial":[47],"toolflow.":[48],"We":[49,68],"show":[50],"that":[51],"area":[53],"overhead":[54],"marginal":[56],"respect":[58],"to":[59],"improvements":[62],"of":[63],"resulting":[65],"hardware-accelerated":[66],"barriers.":[67],"integrate":[69],"our":[70],"HW":[71],"barrier":[72],"into":[73],"OpenMP":[75],"model":[77],"discuss":[79],"efficiency":[81],"compared":[82],"traditional":[84],"implementations.":[86]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2015,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}