{"id":"https://openalex.org/W3143054877","doi":"https://doi.org/10.1109/date.2012.6176516","title":"An architecture-level approach for mitigating the impact of process variations on extensible processors","display_name":"An architecture-level approach for mitigating the impact of process variations on extensible processors","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3143054877","doi":"https://doi.org/10.1109/date.2012.6176516","mag":"3143054877"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176516","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176516","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042809860","display_name":"Mehdi Kamal","orcid":"https://orcid.org/0000-0001-7098-6440"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"M. Kamal","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5074063358","display_name":"Ali Afzali\u2010Kusha","orcid":"https://orcid.org/0000-0001-8614-2007"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Afzali-Kusha","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071789164","display_name":"Saeed Safari","orcid":"https://orcid.org/0000-0001-6940-591X"},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"S. Safari","raw_affiliation_strings":["School of Electrical and Computer Engineering, University of Tehran, Iran"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, University of Tehran, Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044650311","display_name":"Massoud Pedram","orcid":"https://orcid.org/0000-0002-2677-7307"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]},{"id":"https://openalex.org/I4210116219","display_name":"Engineering Systems (United States)","ror":"https://ror.org/02qg60849","country_code":"US","type":"company","lineage":["https://openalex.org/I4210116219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Pedram","raw_affiliation_strings":["Department of Electrical Engineering-Systems, University of Southern California, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering-Systems, University of Southern California, USA","institution_ids":["https://openalex.org/I1174212","https://openalex.org/I4210116219"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"467","last_page":"472"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.836187481880188},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8134025931358337},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.6279734969139099},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.611096203327179},{"id":"https://openalex.org/keywords/extensibility","display_name":"Extensibility","score":0.5801829099655151},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5258381962776184},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5255840420722961},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5066662430763245},{"id":"https://openalex.org/keywords/parametric-statistics","display_name":"Parametric statistics","score":0.5037638545036316},{"id":"https://openalex.org/keywords/selection","display_name":"Selection (genetic algorithm)","score":0.49947214126586914},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.46899059414863586},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4355134665966034},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42137232422828674},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.11707198619842529},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07008451223373413}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.836187481880188},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8134025931358337},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.6279734969139099},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.611096203327179},{"id":"https://openalex.org/C32833848","wikidata":"https://www.wikidata.org/wiki/Q4115054","display_name":"Extensibility","level":2,"score":0.5801829099655151},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5258381962776184},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5255840420722961},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5066662430763245},{"id":"https://openalex.org/C117251300","wikidata":"https://www.wikidata.org/wiki/Q1849855","display_name":"Parametric statistics","level":2,"score":0.5037638545036316},{"id":"https://openalex.org/C81917197","wikidata":"https://www.wikidata.org/wiki/Q628760","display_name":"Selection (genetic algorithm)","level":2,"score":0.49947214126586914},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.46899059414863586},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4355134665966034},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42137232422828674},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.11707198619842529},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07008451223373413},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176516","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176516","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1500589160","https://openalex.org/W1595368737","https://openalex.org/W1706382616","https://openalex.org/W2016784345","https://openalex.org/W2083409181","https://openalex.org/W2101301454","https://openalex.org/W2129357682","https://openalex.org/W2130425536","https://openalex.org/W2150401140","https://openalex.org/W2155118152","https://openalex.org/W2165892109","https://openalex.org/W2169460227","https://openalex.org/W4232751114","https://openalex.org/W4254774981","https://openalex.org/W6637151178"],"related_works":["https://openalex.org/W2045177269","https://openalex.org/W2116582200","https://openalex.org/W1580752477","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2061453039","https://openalex.org/W2171175484","https://openalex.org/W2096820905","https://openalex.org/W2085872434","https://openalex.org/W2562747857"],"abstract_inverted_index":{"In":[0],"this":[1,46,127],"paper,":[2],"we":[3,91,120],"present":[4],"an":[5,60],"architecture-level":[6],"approach":[7],"to":[8,28,41],"mitigate":[9],"the":[10,35,42,48,63,69,78,84,88,99,102,106,113,116,122,134,151,158,162,167],"impact":[11],"of":[12,51,66,68,87,105,115,144],"process":[13,43],"variations":[14],"on":[15,133],"extended":[16,123],"instruction":[17],"set":[18],"architectures":[19],"(ISAs).":[20],"The":[21,57],"proposed":[22,89,152,159,163],"architecture":[23,164],"adds":[24],"one":[25],"extra":[26],"cycle":[27,64],"execute":[29],"custom":[30],"instructions":[31],"(CIs)":[32],"that":[33,140],"violate":[34],"maximum":[36],"allowed":[37],"propagation":[38],"delay":[39],"due":[40],"variations.":[44],"Using":[45],"method,":[47,119],"parametric":[49],"yield":[50],"manufactured":[52],"chips":[53],"will":[54],"greatly":[55],"improve.":[56],"cost":[58],"is":[59],"increase":[61],"in":[62],"latency":[65],"some":[67],"CIs,":[70],"and":[71],"hence,":[72],"a":[73,93,141],"slight":[74],"performance":[75,85],"degradation":[76],"for":[77,97],"extensible":[79],"processor":[80],"architectures.":[81],"To":[82,111],"minimize":[83],"penalty":[86],"approach,":[90],"introduce":[92],"new":[94,117],"merit":[95,160],"function":[96],"selecting":[98],"CIs":[100],"during":[101],"selection":[103,118,153],"phase":[104],"ISA":[107],"extension":[108],"design":[109],"flow.":[110],"evaluate":[112],"efficacy":[114],"compare":[121],"ISAs":[124],"obtained":[125,149],"by":[126,150,156],"method":[128],"with":[129],"those":[130],"selected":[131],"based":[132],"worst-case":[135],"delay.":[136],"Simulation":[137],"results":[138],"reveal":[139],"speedup":[142,168],"improvement":[143],"about":[145,169],"18%":[146],"may":[147],"be":[148],"method.":[154],"Also,":[155],"using":[157],"function,":[161],"can":[165],"improve":[166],"20.7%.":[170]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}