{"id":"https://openalex.org/W3140566188","doi":"https://doi.org/10.1109/date.2012.6176506","title":"A new SBST algorithm for testing the register file of VLIW processors","display_name":"A new SBST algorithm for testing the register file of VLIW processors","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3140566188","doi":"https://doi.org/10.1109/date.2012.6176506","mag":"3140566188"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073106920","display_name":"D. Sabena","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"D. Sabena","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058555274","display_name":"M. Sonza Reorda","orcid":"https://orcid.org/0000-0003-2899-7669"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. S. Reorda","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021426042","display_name":"Luca Sterpone","orcid":"https://orcid.org/0000-0002-3080-2560"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"L. Sterpone","raw_affiliation_strings":["Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Automatica e Informatica, Politecnico di Torino, Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5073106920"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":2.3205,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.89020049,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"412","last_page":"417"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-long-instruction-word","display_name":"Very long instruction word","score":0.9268140196800232},{"id":"https://openalex.org/keywords/register-file","display_name":"Register file","score":0.9230670928955078},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.839314341545105},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5876951813697815},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5822702050209045},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4478760361671448},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.28135624527931213},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.10914096236228943}],"concepts":[{"id":"https://openalex.org/C170595534","wikidata":"https://www.wikidata.org/wiki/Q249743","display_name":"Very long instruction word","level":2,"score":0.9268140196800232},{"id":"https://openalex.org/C117280010","wikidata":"https://www.wikidata.org/wiki/Q180944","display_name":"Register file","level":3,"score":0.9230670928955078},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.839314341545105},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5876951813697815},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5822702050209045},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4478760361671448},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.28135624527931213},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.10914096236228943}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176506","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4099999964237213,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1506585561","https://openalex.org/W1965015817","https://openalex.org/W1983320508","https://openalex.org/W2024080903","https://openalex.org/W2057882245","https://openalex.org/W2108286888","https://openalex.org/W2126715745","https://openalex.org/W2154237597","https://openalex.org/W2162696040","https://openalex.org/W2998546469","https://openalex.org/W3144189635","https://openalex.org/W3148322066","https://openalex.org/W6676501180"],"related_works":["https://openalex.org/W2059502833","https://openalex.org/W2097051108","https://openalex.org/W2581286023","https://openalex.org/W4253933660","https://openalex.org/W2054117411","https://openalex.org/W3148322066","https://openalex.org/W2123715095","https://openalex.org/W4236818014","https://openalex.org/W1963677989","https://openalex.org/W788524553"],"abstract_inverted_index":{"Feature":[0],"size":[1],"reduction":[2],"drastically":[3],"influences":[4],"permanent":[5],"faults":[6,114],"occurrence":[7],"in":[8,165],"nanometer":[9],"technology":[10],"devices.":[11],"Among":[12],"the":[13,44,69,89,100,105,112,117,138,162],"various":[14],"test":[15,88],"techniques,":[16],"Software-Based":[17],"Self-Test":[18],"(SBST)":[19],"approaches":[20,58],"have":[21],"been":[22],"demonstrated":[23],"to":[24,43,64,87],"be":[25],"an":[26],"effective":[27],"solution":[28,130,160],"for":[29],"detecting":[30],"logic":[31],"defects,":[32],"although":[33],"achieving":[34],"complete":[35],"fault":[36,144],"coverage":[37,145],"is":[38,147],"a":[39,81,142],"challenging":[40],"issue":[41],"due":[42],"functional-based":[45],"nature":[46],"of":[47,68,92,104,158,167],"this":[48,77],"methodology.":[49],"When":[50],"VLIW":[51,72,93,106],"processors":[52],"are":[53,161],"considered,":[54],"standard":[55],"processor-oriented":[56],"SBST":[57,83,154],"result":[59],"deficient":[60],"since":[61],"not":[62],"able":[63],"cope":[65],"with":[66,128],"most":[67],"failures":[70],"affecting":[71],"multiple":[73,118],"parallel":[74],"domains.":[75,120],"In":[76,95],"paper":[78],"we":[79],"present":[80],"novel":[82],"algorithm":[84,98,140],"specifically":[85],"oriented":[86],"register":[90,107],"files":[91],"processors.":[94],"particular,":[96],"our":[97,129,159],"addresses":[99],"cross-bar":[101],"switch":[102],"architecture":[103],"file":[108],"by":[109],"completely":[110],"covering":[111],"intrinsic":[113],"generated":[115],"between":[116],"computational":[119],"Fault":[121],"simulation":[122],"campaigns":[123],"comparing":[124],"previously":[125,152],"developed":[126,139,153],"methods":[127],"demonstrate":[131],"its":[132],"effectiveness.":[133],"The":[134],"results":[135],"show":[136],"that":[137],"achieves":[141],"97.12%":[143],"which":[146],"about":[148],"twice":[149],"better":[150],"than":[151],"algorithms.":[155],"Further":[156],"advantages":[157],"limited":[163],"overhead":[164],"terms":[166],"execution":[168],"cycles":[169],"and":[170],"memory":[171],"occupation.":[172]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}