{"id":"https://openalex.org/W4229759348","doi":"https://doi.org/10.1109/date.2012.6176504","title":"RTL analysis and modifications for improving at-speed test","display_name":"RTL analysis and modifications for improving at-speed test","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W4229759348","doi":"https://doi.org/10.1109/date.2012.6176504"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103509765","display_name":"Kai-Hui Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115492","display_name":"Avery Design Systems (United States)","ror":"https://ror.org/01rq5xv52","country_code":"US","type":"company","lineage":["https://openalex.org/I4210115492"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Kai-Hui Chang","raw_affiliation_strings":["Avery Design Systems, Inc., Andover, MA, USA"],"affiliations":[{"raw_affiliation_string":"Avery Design Systems, Inc., Andover, MA, USA","institution_ids":["https://openalex.org/I4210115492"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5081342705","display_name":"Hong-Zu Chou","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115492","display_name":"Avery Design Systems (United States)","ror":"https://ror.org/01rq5xv52","country_code":"US","type":"company","lineage":["https://openalex.org/I4210115492"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hong-Zu Chou","raw_affiliation_strings":["Avery Design Systems, Inc., Andover, MA, USA"],"affiliations":[{"raw_affiliation_string":"Avery Design Systems, Inc., Andover, MA, USA","institution_ids":["https://openalex.org/I4210115492"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015520047","display_name":"I. L. Markov","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115492","display_name":"Avery Design Systems (United States)","ror":"https://ror.org/01rq5xv52","country_code":"US","type":"company","lineage":["https://openalex.org/I4210115492"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"I. L. Markov","raw_affiliation_strings":["Avery Design Systems, Inc., Ann Arbor, MI, USA"],"affiliations":[{"raw_affiliation_string":"Avery Design Systems, Inc., Ann Arbor, MI, USA","institution_ids":["https://openalex.org/I4210115492"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103509765"],"corresponding_institution_ids":["https://openalex.org/I4210115492"],"apc_list":null,"apc_paid":null,"fwci":0.80723713,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.76630982,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"400","last_page":"405"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9237394332885742},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.8470428586006165},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6913522481918335},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5706849098205566},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4714568257331848},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44662150740623474},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.445093035697937},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42423146963119507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4054427742958069},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.37148481607437134},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2799522876739502},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20825329422950745}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9237394332885742},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8470428586006165},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6913522481918335},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5706849098205566},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4714568257331848},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44662150740623474},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.445093035697937},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42423146963119507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4054427742958069},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.37148481607437134},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2799522876739502},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20825329422950745},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176504","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176504","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1612810659","https://openalex.org/W2106910772","https://openalex.org/W2133913685","https://openalex.org/W2137874877","https://openalex.org/W2140753143","https://openalex.org/W2161054100","https://openalex.org/W2164653142","https://openalex.org/W2164754947","https://openalex.org/W3144244445","https://openalex.org/W6636505876","https://openalex.org/W6675944196","https://openalex.org/W6680165247"],"related_works":["https://openalex.org/W2091833418","https://openalex.org/W2913077774","https://openalex.org/W4256030018","https://openalex.org/W2145089576","https://openalex.org/W2021253405","https://openalex.org/W1986228509","https://openalex.org/W2147400189","https://openalex.org/W1600468096","https://openalex.org/W2340957901","https://openalex.org/W1991935474"],"abstract_inverted_index":{"At-speed":[0],"testing":[1],"is":[2,34],"increasingly":[3],"important":[4],"at":[5,37,62],"recent":[6],"technology":[7],"nodes":[8],"due":[9],"to":[10],"growing":[11],"uncertainty":[12],"in":[13],"chip":[14],"manufacturing.":[15],"However,":[16],"at-speed":[17,75],"fault":[18,76],"coverage":[19,77],"and":[20,68,78],"test-efficacy":[21],"suffer":[22],"when":[23],"tests":[24],"are":[25],"not":[26],"robust.":[27],"Since":[28],"Automatic":[29],"Test":[30],"Pattern":[31],"Generation":[32],"(ATPG)":[33],"typically":[35],"performed":[36],"late":[38],"design":[39],"stages,":[40],"fixing":[41],"robustness":[42,60],"problems":[43,61],"found":[44],"during":[45],"ATPG":[46],"can":[47],"be":[48],"costly.":[49],"To":[50],"address":[51],"this":[52,72],"challenge,":[53],"we":[54],"propose":[55],"a":[56],"methodology":[57],"that":[58],"identifies":[59],"the":[63],"Register":[64],"Transfer":[65],"Level":[66],"(RTL)":[67],"fixes":[69],"them.":[70],"Empirically,":[71],"improves":[73],"final":[74],"test-efficacy.":[79]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2015,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}