{"id":"https://openalex.org/W3150423068","doi":"https://doi.org/10.1109/date.2012.6176481","title":"Leveraging reconfigurability to raise productivity in FPGA functional debug","display_name":"Leveraging reconfigurability to raise productivity in FPGA functional debug","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3150423068","doi":"https://doi.org/10.1109/date.2012.6176481","mag":"3150423068"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018312650","display_name":"Zissis Poulos","orcid":"https://orcid.org/0000-0002-2427-7413"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":true,"raw_author_name":"Z. Poulos","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104114138","display_name":"Yu-Shen Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210091770","display_name":"Vennsa Technologies (Canada)","ror":"https://ror.org/00dyyan63","country_code":"CA","type":"company","lineage":["https://openalex.org/I4210091770"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Yu-Shen Yang","raw_affiliation_strings":["Vennsa, Inc., Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Vennsa, Inc., Toronto, Canada","institution_ids":["https://openalex.org/I4210091770"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102812429","display_name":"Jason H. Anderson","orcid":"https://orcid.org/0000-0001-9083-6853"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J. Anderson","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009841786","display_name":"Andreas Veneris","orcid":"https://orcid.org/0000-0002-6309-8821"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"A. Veneris","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029986211","display_name":"Long Bao Le","orcid":"https://orcid.org/0000-0003-3577-6530"},"institutions":[{"id":"https://openalex.org/I185261750","display_name":"University of Toronto","ror":"https://ror.org/03dbr7087","country_code":"CA","type":"education","lineage":["https://openalex.org/I185261750"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Bao Le","raw_affiliation_strings":["Department of ECE, University of Toronto, Toronto, Canada"],"affiliations":[{"raw_affiliation_string":"Department of ECE, University of Toronto, Toronto, Canada","institution_ids":["https://openalex.org/I185261750"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5018312650"],"corresponding_institution_ids":["https://openalex.org/I185261750"],"apc_list":null,"apc_paid":null,"fwci":0.2927,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.63207909,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"28","issue":null,"first_page":"292","last_page":"295"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reconfigurability","display_name":"Reconfigurability","score":0.8382329344749451},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8229731321334839},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8094966411590576},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.782214879989624},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.722370982170105},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.6443114280700684},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.4977741539478302},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.489928662776947},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.42661502957344055},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4017937183380127},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3471173048019409},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14760878682136536},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.14749065041542053},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08283793926239014}],"concepts":[{"id":"https://openalex.org/C2780149590","wikidata":"https://www.wikidata.org/wiki/Q7302742","display_name":"Reconfigurability","level":2,"score":0.8382329344749451},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8229731321334839},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8094966411590576},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.782214879989624},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.722370982170105},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.6443114280700684},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.4977741539478302},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.489928662776947},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.42661502957344055},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4017937183380127},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3471173048019409},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14760878682136536},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.14749065041542053},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08283793926239014}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176481","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/8","display_name":"Decent work and economic growth","score":0.550000011920929}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1977850862","https://openalex.org/W1983241261","https://openalex.org/W2018055497","https://openalex.org/W2057807751","https://openalex.org/W2071658507","https://openalex.org/W2105993342","https://openalex.org/W2107662612","https://openalex.org/W2122146819","https://openalex.org/W2141261568","https://openalex.org/W2168700519","https://openalex.org/W6668223104","https://openalex.org/W6676052100"],"related_works":["https://openalex.org/W2152623100","https://openalex.org/W2096417281","https://openalex.org/W25204318","https://openalex.org/W2077035242","https://openalex.org/W2138895528","https://openalex.org/W3042643149","https://openalex.org/W1999203047","https://openalex.org/W3201977823","https://openalex.org/W2362203107","https://openalex.org/W2084703527"],"abstract_inverted_index":{"We":[0],"propose":[1],"new":[2,80,116],"hardware":[3,73],"and":[4,46,72,102,171],"software":[5],"techniques":[6,85],"for":[7,128],"FPGA":[8,18,29,146,163],"functional":[9,22,164],"debug":[10,84],"that":[11,37,87],"leverage":[12],"the":[13,17,39,42,65,76,91,97,112,115,169,174],"inherent":[14],"reconfigurability":[15],"of":[16,27,41,54,78,93,96,111,122,132,139,154,173],"fabric":[19],"to":[20,58,64,125,156,162],"reduce":[21],"debugging":[23],"time.":[24],"The":[25,48],"functionality":[26],"an":[28,129],"circuit":[30],"is":[31,86],"represented":[32],"by":[33,62,69],"a":[34,108,119,136,159],"programming":[35,66],"bitstream":[36,67],"specifies":[38],"configuration":[40],"FPGA's":[43],"internal":[44,56,123],"logic":[45],"routing.":[47],"proposed":[49,175],"methodology":[50,81],"allows":[51],"different":[52],"sets":[53],"design":[55,99],"signals":[57,124],"be":[59,126],"traced":[60,127],"solely":[61],"changes":[63],"followed":[68],"device":[70],"reconfiguration":[71],"execution.":[74],"Evidently,":[75],"advantage":[77],"this":[79],"vs.":[82,158],"existing":[83],"it":[88],"operates":[89],"without":[90],"need":[92],"iterative":[94],"executions":[95],"computationally-intensive":[98],"re-synthesis,":[100],"placement":[101],"routing":[103],"tools.":[104],"In":[105],"essence,":[106],"with":[107],"single":[109],"execution":[110],"synthesis":[113],"flow,":[114],"approach":[117,161],"permits":[118],"large":[120],"number":[121,131,138],"arbitrary":[130],"clock":[133],"cycles":[134],"using":[135,144],"limited":[137],"external":[140],"pins.":[141],"Experimental":[142],"results":[143,167],"commercial":[145],"vendor":[147],"tools":[148],"demonstrate":[149,168],"productivity":[150],"(i.e.":[151],"run-time)":[152],"improvements":[153],"up":[155],"30\u00d7":[157],"conventional":[160],"debugging.":[165],"These":[166],"practicality":[170],"effectiveness":[172],"approach.":[176]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}