{"id":"https://openalex.org/W4234157967","doi":"https://doi.org/10.1109/date.2012.6176474","title":"A case study on the application of real phase-change RAM to main memory subsystem","display_name":"A case study on the application of real phase-change RAM to main memory subsystem","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W4234157967","doi":"https://doi.org/10.1109/date.2012.6176474"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176474","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5013848142","display_name":"Suknam Kwon","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Suknam Kwon","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055644098","display_name":"Dongki Kim","orcid":"https://orcid.org/0000-0001-5277-9632"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dongki Kim","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100666941","display_name":"Young\u2010Sik Kim","orcid":"https://orcid.org/0000-0003-1590-8233"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Youngsik Kim","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063521444","display_name":"Sungjoo Yoo","orcid":"https://orcid.org/0000-0002-5853-0675"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sungjoo Yoo","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048785540","display_name":"Sunggu Lee","orcid":"https://orcid.org/0000-0003-3858-0779"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sunggu Lee","raw_affiliation_strings":["Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Pohang University of Science and Technology (POSTECH), South Korea","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":0.3783,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.56495874,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"264","last_page":"267"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.8084485530853271},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7612175941467285},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.7403191924095154},{"id":"https://openalex.org/keywords/phase-change-memory","display_name":"Phase-change memory","score":0.7135699987411499},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.7069787383079529},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.5421302318572998},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.47511419653892517},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.47041016817092896},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.4622599184513092},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4580897092819214},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.4445544183254242},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4288586378097534},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.34343117475509644},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.33883732557296753},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.33821800351142883},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.2481740415096283},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11005407571792603},{"id":"https://openalex.org/keywords/phase-change","display_name":"Phase change","score":0.08147168159484863}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.8084485530853271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7612175941467285},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.7403191924095154},{"id":"https://openalex.org/C64142963","wikidata":"https://www.wikidata.org/wiki/Q1153902","display_name":"Phase-change memory","level":3,"score":0.7135699987411499},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.7069787383079529},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.5421302318572998},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.47511419653892517},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.47041016817092896},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.4622599184513092},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4580897092819214},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.4445544183254242},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4288586378097534},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.34343117475509644},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.33883732557296753},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.33821800351142883},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.2481740415096283},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11005407571792603},{"id":"https://openalex.org/C133256868","wikidata":"https://www.wikidata.org/wiki/Q7180940","display_name":"Phase change","level":2,"score":0.08147168159484863},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C61696701","wikidata":"https://www.wikidata.org/wiki/Q770766","display_name":"Engineering physics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176474","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176474","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W143350511","https://openalex.org/W1968801063","https://openalex.org/W1973735988","https://openalex.org/W1983826793","https://openalex.org/W2032091965","https://openalex.org/W2035934766","https://openalex.org/W2047427636","https://openalex.org/W2048588974","https://openalex.org/W2071348365","https://openalex.org/W2102449048","https://openalex.org/W2112753327","https://openalex.org/W2112768159","https://openalex.org/W2114924497","https://openalex.org/W2115500527","https://openalex.org/W2130657217","https://openalex.org/W2135393827","https://openalex.org/W2138436606","https://openalex.org/W2147539449","https://openalex.org/W2163083688","https://openalex.org/W2170382128","https://openalex.org/W4214773815","https://openalex.org/W4239813889","https://openalex.org/W6605901275"],"related_works":["https://openalex.org/W3008068282","https://openalex.org/W4242495027","https://openalex.org/W2019238062","https://openalex.org/W2557931434","https://openalex.org/W2268596372","https://openalex.org/W4238754064","https://openalex.org/W4233769243","https://openalex.org/W2809388636","https://openalex.org/W2188534734","https://openalex.org/W1981423095"],"abstract_inverted_index":{"Phase-change":[0],"RAM":[1],"(PCM)":[2],"has":[3],"the":[4,13,24,34,45,67,89,96,103,120,126,143,160],"advantages":[5],"of":[6,50,71,87,119,146,163],"better":[7],"scaling":[8,21],"and":[9,69,91,150],"non-volatility":[10],"compared":[11],"with":[12,108,129],"DRAM":[14,111,121],"which":[15,154],"is":[16,53],"expected":[17],"to":[18,36,41,76,117,142],"face":[19],"its":[20,93],"limit":[22],"in":[23,39,95],"near":[25],"future.":[26],"There":[27],"have":[28],"been":[29],"many":[30],"studies":[31,52],"on":[32,58],"applying":[33,72],"PCM":[35,60,75,90,148,164],"main":[37,77,97,106,123],"memory":[38,107,128],"order":[40],"complement":[42],"or":[43,132],"replace":[44],"DRAM.":[46],"One":[47],"common":[48],"limitation":[49],"these":[51],"that":[54,102,118],"they":[55],"are":[56],"based":[57],"synthetic":[59],"models.":[61],"In":[62,79],"our":[63,84],"study,":[64],"we":[65,82],"investigate":[66],"feasibility":[68],"issues":[70],"a":[73,109],"real":[74],"memory.":[78,98,124],"this":[80],"paper,":[81],"report":[83],"case":[85],"study":[86],"characterizing":[88],"evaluating":[92],"usefulness":[94],"Our":[99],"results":[100],"show":[101],"PCM/DRAM":[104],"hybrid":[105,127],"modest":[110],"size":[112],"can":[113,136],"give":[114],"comparable":[115],"performance":[116,139],"only":[122],"However,":[125],"small":[130],"DRAMs":[131],"large":[133],"footprint":[134],"programs":[135],"suffer":[137],"from":[138],"degradation":[140],"due":[141],"long":[144],"latency":[145],"both":[147],"writes":[149],"write":[151,165],"preemption":[152],"penalty,":[153],"requires":[155],"architectural":[156],"innovations":[157],"for":[158],"exploiting":[159],"full":[161],"potential":[162],"performance.":[166]},"counts_by_year":[{"year":2015,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}