{"id":"https://openalex.org/W3148644636","doi":"https://doi.org/10.1109/date.2012.6176453","title":"Investigating the effects of Inverted Temperature Dependence (ITD) on clock distribution networks","display_name":"Investigating the effects of Inverted Temperature Dependence (ITD) on clock distribution networks","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3148644636","doi":"https://doi.org/10.1109/date.2012.6176453","mag":"3148644636"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022022660","display_name":"Alessandro Sassone","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Sassone","raw_affiliation_strings":["Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034581393","display_name":"Andrea Calimera","orcid":"https://orcid.org/0000-0001-5881-3811"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Calimera","raw_affiliation_strings":["Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058379509","display_name":"Alberto Macii","orcid":"https://orcid.org/0000-0002-8869-5710"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"A. Macii","raw_affiliation_strings":["Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005432629","display_name":"Enrico Macii","orcid":"https://orcid.org/0000-0001-9046-5618"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"E. Macii","raw_affiliation_strings":["Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024891882","display_name":"Massimo Poncino","orcid":"https://orcid.org/0000-0002-1369-9688"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Politecnico di Torino","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"M. Poncino","raw_affiliation_strings":["Politecnico di Torino, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Politecnico di Torino, Italy","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109645912","display_name":"Rich Goldman","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"R. Goldman","raw_affiliation_strings":["Synopsys Armenia CJSC, Armenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia CJSC, Armenia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111904968","display_name":"Vazgen Melikyan","orcid":"https://orcid.org/0000-0002-1667-6860"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"V. Melikyan","raw_affiliation_strings":["Synopsys Armenia CJSC, Armenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia CJSC, Armenia","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052668495","display_name":"E. Babayan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"E. Babayan","raw_affiliation_strings":["Synopsys Armenia CJSC, Armenia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Armenia CJSC, Armenia","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087084333","display_name":"Salvatore Rinaudo","orcid":null},"institutions":[{"id":"https://openalex.org/I4210094903","display_name":"Consorzio Catania Ricerche","ror":"https://ror.org/01g8hb609","country_code":"IT","type":"nonprofit","lineage":["https://openalex.org/I4210094903"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"S. Rinaudo","raw_affiliation_strings":["STM Catania, Italy"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STM Catania, Italy","institution_ids":["https://openalex.org/I4210094903"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"11","issue":null,"first_page":"165","last_page":"166"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7929519414901733},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5542395710945129},{"id":"https://openalex.org/keywords/relaxation-oscillator","display_name":"Relaxation oscillator","score":0.507707953453064},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.48150357604026794},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4811505079269409},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.46072155237197876},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4363042116165161},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4265987277030945},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4157392680644989},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.4110044538974762},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3561389446258545},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32455289363861084},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.31586581468582153},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24214664101600647},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19245487451553345}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7929519414901733},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5542395710945129},{"id":"https://openalex.org/C135854075","wikidata":"https://www.wikidata.org/wiki/Q1421688","display_name":"Relaxation oscillator","level":4,"score":0.507707953453064},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.48150357604026794},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4811505079269409},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.46072155237197876},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4363042116165161},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4265987277030945},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4157392680644989},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.4110044538974762},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3561389446258545},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32455289363861084},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.31586581468582153},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24214664101600647},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19245487451553345},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176453","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176453","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2065864191","https://openalex.org/W2132816157","https://openalex.org/W2134067926","https://openalex.org/W2150322402","https://openalex.org/W2153273695"],"related_works":["https://openalex.org/W2187730212","https://openalex.org/W4312714696","https://openalex.org/W1986532039","https://openalex.org/W2540672406","https://openalex.org/W2587929255","https://openalex.org/W2130974576","https://openalex.org/W2364948717","https://openalex.org/W3183483298","https://openalex.org/W2356054222","https://openalex.org/W2936090873"],"abstract_inverted_index":{"The":[0,83],"aggressive":[1],"scaling":[2],"of":[3,13,42,53,116,136,148,170],"CMOS":[4,43,58,157],"technology":[5,158],"toward":[6],"nanometer":[7],"lengths":[8],"contributed":[9],"to":[10,127],"the":[11,21,32,46,54,61,68,89,114,129,145,168,183],"surfacing":[12],"many":[14],"effects":[15],"that":[16],"were":[17],"not":[18,98],"appreciable":[19],"at":[20,64,172],"micrometer":[22],"regime.":[23],"Among":[24],"them,":[25],"Inverted":[26],"Temperature":[27],"Dependence":[28],"(ITD)":[29],"is":[30,125],"certainly":[31],"most":[33],"unusual.":[34],"It":[35],"manifests":[36],"itself":[37],"as":[38,79,101],"a":[39,51,149,162],"speed":[40],"up":[41],"gates":[44,59],"when":[45],"temperature":[47,76,100],"increases,":[48],"resulting":[49],"in":[50,105],"reversal":[52],"worst-case":[55],"condition,":[56],"i.e.,":[57],"show":[60],"largest":[62],"delay":[63],"low":[65,173],"temperatures.":[66],"On":[67],"other":[69],"hand,":[70],"for":[71],"metal":[72],"interconnects":[73],"an":[74,102,154],"high":[75],"still":[77],"holds":[78],"worst":[80],"case":[81],"condition.":[82],"two":[84],"contrasting":[85],"behaviors":[86],"may":[87],"invalidate":[88],"results":[90],"obtained":[91,160],"through":[92],"standard":[93,163],"design":[94],"flow":[95],"which":[96],"do":[97],"consider":[99],"explicit":[103],"variable":[104],"their":[106],"optimizations.":[107],"In":[108],"this":[109],"paper":[110],"we":[111,143],"focus":[112],"on":[113,118],"impact":[115],"ITD":[117,171],"clock":[119,150],"distribution":[120],"networks":[121],"(CDN),":[122],"whose":[123],"function":[124],"vital":[126],"guarantee":[128],"synchronization":[130],"among":[131],"physically":[132],"spaced":[133],"sequential":[134],"components":[135],"digital":[137],"circuits.":[138],"Using":[139],"our":[140],"simulation":[141],"framework,":[142],"characterized":[144],"thermal":[146],"behavior":[147],"tree":[151],"mapped":[152],"onto":[153],"industrial":[155],"65nm":[156],"and":[159,176],"using":[161],"synthesis":[164],"tool.":[165],"Results":[166],"demonstrate":[167],"presence":[169],"operating":[174],"voltages":[175],"open":[177],"new":[178],"potential":[179],"research":[180],"scenarios":[181],"into":[182],"EDA":[184],"field.":[185]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}