{"id":"https://openalex.org/W3141065455","doi":"https://doi.org/10.1109/date.2012.6176452","title":"NOCEVE: Network on chip emulation and verification environment","display_name":"NOCEVE: Network on chip emulation and verification environment","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3141065455","doi":"https://doi.org/10.1109/date.2012.6176452","mag":"3141065455"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176452","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113650812","display_name":"Omar Hammami","orcid":null},"institutions":[{"id":"https://openalex.org/I201181511","display_name":"\u00c9cole Nationale Sup\u00e9rieure de Techniques Avanc\u00e9es","ror":"https://ror.org/0309cs235","country_code":"FR","type":"education","lineage":["https://openalex.org/I201181511","https://openalex.org/I4210145102"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"O. Hammami","raw_affiliation_strings":["ENSTA PARISTECH, Paris, France"],"affiliations":[{"raw_affiliation_string":"ENSTA PARISTECH, Paris, France","institution_ids":["https://openalex.org/I201181511"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100406104","display_name":"Xinyu Li","orcid":"https://orcid.org/0000-0002-3730-0360"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Xinyu Li","raw_affiliation_strings":["EVE, Palaiseau, France"],"affiliations":[{"raw_affiliation_string":"EVE, Palaiseau, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5098311312","display_name":"J-M Brault","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"J-M Brault","raw_affiliation_strings":["EVE, Palaiseau, France"],"affiliations":[{"raw_affiliation_string":"EVE, Palaiseau, France","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5113650812"],"corresponding_institution_ids":["https://openalex.org/I201181511"],"apc_list":null,"apc_paid":null,"fwci":0.7092,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.76207857,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"163","last_page":"164"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9962999820709229,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8558969497680664},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6920884251594543},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6770566701889038},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6104718446731567},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.5191775560379028},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.4780231714248657},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.41455554962158203},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34213757514953613},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.27605122327804565}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8558969497680664},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6920884251594543},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6770566701889038},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6104718446731567},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.5191775560379028},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.4780231714248657},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.41455554962158203},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34213757514953613},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.27605122327804565},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176452","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176452","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/13","score":0.4099999964237213,"display_name":"Climate action"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":1,"referenced_works":["https://openalex.org/W3143338891"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W2106791114","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2129151116","https://openalex.org/W2001552871","https://openalex.org/W1974143443","https://openalex.org/W2353557016"],"abstract_inverted_index":{"We":[0],"present":[1],"in":[2],"this":[3],"paper":[4],"NOCEVE":[5,116],"an":[6],"industrial":[7,17,120],"Network":[8],"on":[9,16,45,88,98],"Chip":[10],"(NoC)":[11],"emulation":[12,21,122],"and":[13,40,76,91,100,123],"verification":[14,124],"environment":[15,125],"large":[18],"scale":[19],"multi-FPGA":[20],"platform":[22,90],"for":[23,109,126],"billion":[24,127],"cycle":[25,128],"application.":[26],"It":[27,59],"helps":[28],"designer":[29],"to":[30,67,106],"improve":[31],"system":[32],"performance":[33],"by":[34,53],"the":[35,43,118],"analysis":[36],"of":[37,61],"traffic":[38,62,70,80],"distribution":[39],"balance":[41],"through":[42,95],"network":[44,50,97],"chip.":[46],"The":[47,78],"hardware":[48],"monitoring":[49,96],"is":[51,65,82,93,117],"generated":[52],"another":[54],"commercial":[55],"NoC":[56,121],"design":[57],"tool.":[58],"consists":[60],"collectors,":[63],"which":[64],"reconfigurable":[66],"collect":[68],"different":[69],"information":[71,81],"such":[72],"as":[73],"packet":[74],"latency":[75],"throughput.":[77],"statistic":[79],"collected":[83],"during":[84],"real":[85],"application":[86],"execution":[87],"FPGA":[89,99],"it":[92],"sent":[94],"then":[101],"PCI":[102],"bright":[103],"board":[104],"back":[105],"host":[107],"computer":[108],"real-time":[110],"visualization":[111],"or":[112],"post-execution":[113],"data":[114],"analysis.":[115],"first":[119],"applications.":[129]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}