{"id":"https://openalex.org/W3150130535","doi":"https://doi.org/10.1109/date.2012.6176439","title":"Stability and yield-oriented ultra-low-power embedded 6T SRAM cell design optimization","display_name":"Stability and yield-oriented ultra-low-power embedded 6T SRAM cell design optimization","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3150130535","doi":"https://doi.org/10.1109/date.2012.6176439","mag":"3150130535"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176439","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176439","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089240668","display_name":"Adam Makosiej","orcid":null},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":true,"raw_author_name":"A. Makosiej","raw_affiliation_strings":["Institut Sup\u00e9rieur d'Electronique de Paris, France"],"affiliations":[{"raw_affiliation_string":"Institut Sup\u00e9rieur d'Electronique de Paris, France","institution_ids":["https://openalex.org/I122941322"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006028572","display_name":"\u039f. Thomas","orcid":"https://orcid.org/0000-0002-0583-9257"},"institutions":[{"id":"https://openalex.org/I106785703","display_name":"Institut polytechnique de Grenoble","ror":"https://ror.org/05sbt2524","country_code":"FR","type":"education","lineage":["https://openalex.org/I106785703","https://openalex.org/I899635006"]},{"id":"https://openalex.org/I3020098449","display_name":"CEA Grenoble","ror":"https://ror.org/02mg6n827","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I3020098449"]},{"id":"https://openalex.org/I2738703131","display_name":"Commissariat \u00e0 l'\u00c9nergie Atomique et aux \u00c9nergies Alternatives","ror":"https://ror.org/00jjx8s55","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131"]},{"id":"https://openalex.org/I4210150049","display_name":"Laboratoire d'\u00c9lectronique des Technologies de l'Information","ror":"https://ror.org/04mf0wv34","country_code":"FR","type":"government","lineage":["https://openalex.org/I2738703131","https://openalex.org/I2738703131","https://openalex.org/I4210117989","https://openalex.org/I4210150049"]},{"id":"https://openalex.org/I899635006","display_name":"Universit\u00e9 Grenoble Alpes","ror":"https://ror.org/02rx3b187","country_code":"FR","type":"education","lineage":["https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"O. Thomas","raw_affiliation_strings":["CEA, LETI, MINATEC, Grenoble, France"],"affiliations":[{"raw_affiliation_string":"CEA, LETI, MINATEC, Grenoble, France","institution_ids":["https://openalex.org/I4210150049","https://openalex.org/I899635006","https://openalex.org/I106785703","https://openalex.org/I3020098449","https://openalex.org/I2738703131"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053190499","display_name":"Andrei Vladimirescu","orcid":null},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Vladimirescu","raw_affiliation_strings":["Berkeley Wireless Research Center, UC Berkeley, USA"],"affiliations":[{"raw_affiliation_string":"Berkeley Wireless Research Center, UC Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085302899","display_name":"Ayed Ben Amara","orcid":"https://orcid.org/0000-0002-8673-1722"},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"A. Amara","raw_affiliation_strings":["Institut Sup\u00e9rieur d'Electronique de Paris, France"],"affiliations":[{"raw_affiliation_string":"Institut Sup\u00e9rieur d'Electronique de Paris, France","institution_ids":["https://openalex.org/I122941322"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5089240668"],"corresponding_institution_ids":["https://openalex.org/I122941322"],"apc_list":null,"apc_paid":null,"fwci":0.982,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.80028719,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.878576397895813},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6898069977760315},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.6649438738822937},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5505837798118591},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.533072292804718},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.5283782482147217},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.5239396691322327},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4934629499912262},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4909568130970001},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4656641483306885},{"id":"https://openalex.org/keywords/ultra-low-power","display_name":"Ultra low power","score":0.4495599567890167},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4451848864555359},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4296490550041199},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.32556411623954773},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.24895337224006653},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21051040291786194},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10170567035675049},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.0812024176120758}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.878576397895813},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6898069977760315},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.6649438738822937},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5505837798118591},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.533072292804718},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.5283782482147217},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.5239396691322327},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4934629499912262},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4909568130970001},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4656641483306885},{"id":"https://openalex.org/C3017773396","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Ultra low power","level":4,"score":0.4495599567890167},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4451848864555359},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4296490550041199},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32556411623954773},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.24895337224006653},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21051040291786194},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10170567035675049},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0812024176120758},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176439","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176439","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2002612140","https://openalex.org/W2109458212","https://openalex.org/W2114644969","https://openalex.org/W2119300509","https://openalex.org/W2129938207","https://openalex.org/W2131833150","https://openalex.org/W2156520002","https://openalex.org/W2165262977","https://openalex.org/W6676534250","https://openalex.org/W6677705767"],"related_works":["https://openalex.org/W2099115487","https://openalex.org/W2014293693","https://openalex.org/W1979372708","https://openalex.org/W2121646995","https://openalex.org/W2282857298","https://openalex.org/W2020064877","https://openalex.org/W2924483274","https://openalex.org/W2159448561","https://openalex.org/W2738635230","https://openalex.org/W2891293030"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,55],"methodology":[4],"for":[5,35,50,69],"the":[6,37,70,81,84],"optimal":[7],"design":[8,46],"of":[9],"CMOS":[10,57],"6T":[11],"SRAM":[12,30,52],"ultra-low-power":[13],"(ULP)":[14],"bitcells":[15],"minimizing":[16],"power":[17,88],"consumption":[18],"under":[19],"strict":[20],"stability":[21],"constraints":[22],"in":[23,54,62,80],"all":[24],"operating":[25],"modes.":[26],"An":[27],"accurate":[28],"analytical":[29],"subthreshold":[31],"model":[32],"is":[33,48,67],"developed":[34],"characterizing":[36],"cell":[38,72],"behavior":[39],"and":[40,65,86,94],"optimizing":[41],"its":[42],"performance.":[43],"The":[44],"proposed":[45],"approach":[47],"demonstrated":[49],"an":[51],"implemented":[53],"32nm":[56],"UTBB-FDSOI":[58],"technology.":[59],"Stable":[60],"operation":[61],"both":[63],"read":[64],"write":[66],"obtained":[68],"optimized":[71],"at":[73],"V":[74],"<sub":[75],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[76],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[77],"=0.4V.":[78],"Moreover,":[79],"optimization":[82],"process":[83],"standby":[85],"active":[87],"were":[89],"reduced":[90],"up":[91],"to":[92],"10x":[93],"3x,":[95],"respectively.":[96]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}