{"id":"https://openalex.org/W4237995120","doi":"https://doi.org/10.1109/date.2012.6176438","title":"Off-path leakage power aware routing for SRAM-based FPGAs","display_name":"Off-path leakage power aware routing for SRAM-based FPGAs","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W4237995120","doi":"https://doi.org/10.1109/date.2012.6176438"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053045871","display_name":"Keheng Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I4210165038","display_name":"University of Chinese Academy of Sciences","ror":"https://ror.org/05qbk4x57","country_code":"CN","type":"education","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210165038"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Keheng Huang","raw_affiliation_strings":["Graduate University of Chinese Academy of Sciences, China","State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, China"],"affiliations":[{"raw_affiliation_string":"Graduate University of Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I4210165038"]},{"raw_affiliation_string":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100432169","display_name":"Yu Hu","orcid":"https://orcid.org/0000-0001-5616-9233"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yu Hu","raw_affiliation_strings":["State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023380073","display_name":"Xiaowei Li","orcid":"https://orcid.org/0000-0002-0874-814X"},"institutions":[{"id":"https://openalex.org/I19820366","display_name":"Chinese Academy of Sciences","ror":"https://ror.org/034t30j35","country_code":"CN","type":"funder","lineage":["https://openalex.org/I19820366"]},{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaowei Li","raw_affiliation_strings":["State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, China","institution_ids":["https://openalex.org/I4210090176","https://openalex.org/I19820366"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100461643","display_name":"Bo Liu","orcid":"https://orcid.org/0000-0002-3093-4571"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Bo Liu","raw_affiliation_strings":["Control Laboratory, Beijing Institute of Control Engineering, China"],"affiliations":[{"raw_affiliation_string":"Control Laboratory, Beijing Institute of Control Engineering, China","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101701693","display_name":"Hongjin Liu","orcid":"https://orcid.org/0000-0002-3900-3036"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hongjin Liu","raw_affiliation_strings":["Control Laboratory, Beijing Institute of Control Engineering, China"],"affiliations":[{"raw_affiliation_string":"Control Laboratory, Beijing Institute of Control Engineering, China","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062259313","display_name":"Jian Gong","orcid":"https://orcid.org/0000-0002-4459-1477"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jian Gong","raw_affiliation_strings":["Control Laboratory, Beijing Institute of Control Engineering, China"],"affiliations":[{"raw_affiliation_string":"Control Laboratory, Beijing Institute of Control Engineering, China","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5053045871"],"corresponding_institution_ids":["https://openalex.org/I19820366","https://openalex.org/I4210090176","https://openalex.org/I4210165038"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.38524745,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"87","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6565432548522949},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6062831282615662},{"id":"https://openalex.org/keywords/equal-cost-multi-path-routing","display_name":"Equal-cost multi-path routing","score":0.5914280414581299},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.5508365035057068},{"id":"https://openalex.org/keywords/path-vector-protocol","display_name":"Path vector protocol","score":0.4781580865383148},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.467567503452301},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.40422239899635315},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.290080189704895},{"id":"https://openalex.org/keywords/link-state-routing-protocol","display_name":"Link-state routing protocol","score":0.2751516103744507},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2672184109687805},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.13764265179634094},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.09137362241744995}],"concepts":[{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6565432548522949},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6062831282615662},{"id":"https://openalex.org/C115443555","wikidata":"https://www.wikidata.org/wiki/Q5367790","display_name":"Equal-cost multi-path routing","level":5,"score":0.5914280414581299},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.5508365035057068},{"id":"https://openalex.org/C128917274","wikidata":"https://www.wikidata.org/wiki/Q1666535","display_name":"Path vector protocol","level":5,"score":0.4781580865383148},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.467567503452301},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.40422239899635315},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.290080189704895},{"id":"https://openalex.org/C89305328","wikidata":"https://www.wikidata.org/wiki/Q1755411","display_name":"Link-state routing protocol","level":4,"score":0.2751516103744507},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2672184109687805},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.13764265179634094},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.09137362241744995},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176438","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176438","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1970278706","https://openalex.org/W2013167650","https://openalex.org/W2022698427","https://openalex.org/W2042352336","https://openalex.org/W2095558812","https://openalex.org/W2104451751","https://openalex.org/W2123163878","https://openalex.org/W2125469204","https://openalex.org/W2139637699","https://openalex.org/W2150098004","https://openalex.org/W2154941994","https://openalex.org/W4241249008","https://openalex.org/W4247881338","https://openalex.org/W4250497756","https://openalex.org/W6680692090"],"related_works":["https://openalex.org/W4246691826","https://openalex.org/W4238119721","https://openalex.org/W1242343826","https://openalex.org/W2534333339","https://openalex.org/W2107816610","https://openalex.org/W2109212697","https://openalex.org/W3102341398","https://openalex.org/W2409323728","https://openalex.org/W2113362813","https://openalex.org/W2108305519"],"abstract_inverted_index":{"As":[0],"the":[1,23,32,37,47,54,64,80,83,87,90,108,114,132,136,154],"feature":[2],"size":[3],"and":[4,29,73,86,113,153],"threshold":[5],"voltage":[6],"reduce,":[7],"leakage":[8,24,33,49,55,66,96,139,146],"power":[9,25,34,56,67,97,147],"dissipation":[10],"becomes":[11],"an":[12,94],"important":[13],"concern":[14],"in":[15,26,36,57,68,148],"SRAM-based":[16],"FPGAs.":[17],"This":[18],"work":[19],"focuses":[20],"on":[21,76,124],"reducing":[22],"routing":[27,99,141,149],"resources,":[28],"more":[30],"specifically,":[31],"dissipated":[35],"used":[38],"part":[39],"of":[40,63,82,89,110,116,156],"FPGA":[41],"device,":[42],"which":[43],"is":[44,101,159],"known":[45],"as":[46],"active":[48,65,145],"power.":[50],"We":[51],"observe":[52],"that":[53,70],"off-path":[58,91,95,117,138],"transistors":[59],"takes":[60],"up":[61],"most":[62],"multiplexers":[69],"control":[71],"routing,":[72],"strongly":[74],"depends":[75],"Hamming":[77,105],"distance":[78,106],"between":[79,107],"state":[81,109],"on-path":[84,111],"input":[85,112],"states":[88,115],"inputs.":[92],"Hence,":[93],"aware":[98,140],"algorithm":[100,142],"proposed":[102,137],"to":[103],"minimize":[104],"inputs":[118],"for":[119],"each":[120],"multiplexer.":[121],"Experimental":[122],"results":[123],"MCNC":[125],"benchmark":[126],"circuits":[127],"show":[128],"that,":[129],"compared":[130],"with":[131],"baseline":[133],"VPR":[134],"technique,":[135],"can":[143],"reduce":[144],"resources":[150],"by":[151],"16.79%,":[152],"increment":[155],"critical-path":[157],"delay":[158],"only":[160],"1.06%.":[161]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}