{"id":"https://openalex.org/W3146763006","doi":"https://doi.org/10.1109/date.2012.6176428","title":"CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory","display_name":"CACTI-3DD: Architecture-level modeling for 3D die-stacked DRAM main memory","publication_year":2012,"publication_date":"2012-03-01","ids":{"openalex":"https://openalex.org/W3146763006","doi":"https://doi.org/10.1109/date.2012.6176428","mag":"3146763006"},"language":"en","primary_location":{"id":"doi:10.1109/date.2012.6176428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100452005","display_name":"Ke Chen","orcid":"https://orcid.org/0000-0002-5864-5034"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]},{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ke Chen","raw_affiliation_strings":["Hewlett-Packard Labs, USA","University of Notre Dame, USA"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Labs, USA","institution_ids":["https://openalex.org/I1324840837"]},{"raw_affiliation_string":"University of Notre Dame, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5114734416","display_name":"Sheng Li","orcid":"https://orcid.org/0009-0003-6683-0744"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sheng Li","raw_affiliation_strings":["Hewlett-Packard Labs, USA"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Labs, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034067036","display_name":"Naveen Muralimanohar","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Muralimanohar","raw_affiliation_strings":["Hewlett-Packard Labs, USA"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Labs, USA","institution_ids":["https://openalex.org/I1324840837"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078262826","display_name":"Jung Ho Ahn","orcid":"https://orcid.org/0000-0003-1733-1394"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jung Ho Ahn","raw_affiliation_strings":["Seoul National University, South Korea"],"affiliations":[{"raw_affiliation_string":"Seoul National University, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026229568","display_name":"Jay Brockman","orcid":null},"institutions":[{"id":"https://openalex.org/I107639228","display_name":"University of Notre Dame","ror":"https://ror.org/00mkhxb43","country_code":"US","type":"education","lineage":["https://openalex.org/I107639228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. B. Brockman","raw_affiliation_strings":["University of Notre Dame, USA"],"affiliations":[{"raw_affiliation_string":"University of Notre Dame, USA","institution_ids":["https://openalex.org/I107639228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050207942","display_name":"Norman P. Jouppi","orcid":"https://orcid.org/0000-0003-1765-1929"},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. P. Jouppi","raw_affiliation_strings":["Hewlett-Packard Labs, USA"],"affiliations":[{"raw_affiliation_string":"Hewlett-Packard Labs, USA","institution_ids":["https://openalex.org/I1324840837"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5100452005"],"corresponding_institution_ids":["https://openalex.org/I107639228","https://openalex.org/I1324840837"],"apc_list":null,"apc_paid":null,"fwci":7.4802,"has_fulltext":false,"cited_by_count":145,"citation_normalized_percentile":{"value":0.97635606,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"33","last_page":"38"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9337973594665527},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.7979991436004639},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.6010359525680542},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5616511106491089},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44263532757759094},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.4277758002281189},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.3879552483558655},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.33422499895095825},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3139342963695526},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.17553174495697021},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15458914637565613},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08698958158493042},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.08571106195449829}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9337973594665527},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.7979991436004639},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.6010359525680542},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5616511106491089},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44263532757759094},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.4277758002281189},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.3879552483558655},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.33422499895095825},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3139342963695526},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.17553174495697021},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15458914637565613},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08698958158493042},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.08571106195449829}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2012.6176428","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2012.6176428","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 Design, Automation & Test in Europe Conference & Exhibition (DATE)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.47999998927116394,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1497430048","https://openalex.org/W2095923551","https://openalex.org/W2097839201","https://openalex.org/W2100799944","https://openalex.org/W2107304970","https://openalex.org/W2109314689","https://openalex.org/W2120605288","https://openalex.org/W2137893918","https://openalex.org/W2141736089","https://openalex.org/W2155707315","https://openalex.org/W2164586147","https://openalex.org/W2171990275","https://openalex.org/W2985278913","https://openalex.org/W2988548453","https://openalex.org/W6674626295","https://openalex.org/W6678181382","https://openalex.org/W6681089294","https://openalex.org/W6720847907","https://openalex.org/W6770684277"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W4297812927","https://openalex.org/W2335743642","https://openalex.org/W2800412005","https://openalex.org/W2154976966","https://openalex.org/W2122646225","https://openalex.org/W4291214134","https://openalex.org/W3140615508","https://openalex.org/W2029945810","https://openalex.org/W2912837441"],"abstract_inverted_index":{"Emerging":[0],"3D":[1,41,66,78,84,88,104,120,130,176,189,206],"die-stacked":[2,42,105,121,207],"DRAM":[3,44,56,79,106,122,131,136,163,182,190,193],"technology":[4],"is":[5],"one":[6],"of":[7,62,73,77,95,98,112,118,161],"the":[8,18,30,71,110,150,157,188,204],"most":[9],"promising":[10],"solutions":[11],"for":[12,40,53,103],"future":[13],"memory":[14,58],"architectures":[15],"to":[16,86,149,203],"satisfy":[17],"ever-increasing":[19],"demands":[20],"on":[21],"performance,":[22],"power,":[23,34,99,144],"and":[24,36,64,101,146,168,200],"cost.":[25],"This":[26],"paper":[27],"introduces":[28],"CACTI-3DD,":[29],"first":[31],"architecture-level":[32,96],"integrated":[33],"area,":[35,100,145],"timing":[37,102,147,201],"modeling":[38],"framework":[39],"off-chip":[43,55],"main":[45,57,123],"memory.":[46],"CACTI-3DD":[47,90,113],"includes":[48,65],"TSV":[49],"models,":[50],"improves":[51],"models":[52,68],"2D":[54,152,180],"over":[59],"current":[60],"versions":[61],"CACTI,":[63],"integration":[67],"that":[69,127,133,187],"enable":[70],"analysis":[72],"a":[74,128],"full":[75],"spectrum":[76],"designs":[80],"from":[81],"coarse-grained":[82,129,205],"rank-level":[83],"stacking":[85],"bank-level":[87],"stacking.":[89],"enables":[91],"an":[92],"in-depth":[93],"study":[94],"tradeoffs":[97],"designs.":[107],"We":[108,125],"demonstrate":[109],"utility":[111],"in":[114,143,198],"analyzing":[115],"design":[116,132],"trade-offs":[117],"emerging":[119],"memories.":[124],"find":[126],"stacks":[134],"canonical":[135],"dies":[137,164,194],"can":[138],"only":[139],"achieve":[140],"marginal":[141],"benefits":[142],"compared":[148,202],"original":[151],"design.":[153],"To":[154],"fully":[155],"leverage":[156],"huge":[158],"internal":[159],"bandwidth":[160],"TSVs,":[162],"must":[165,171],"be":[166,172],"re-architected,":[167],"system":[169],"implications":[170],"considered":[173],"when":[174],"building":[175],"DRAMs":[177],"with":[178,191],"redesigned":[179],"planar":[181],"dies.":[183],"Our":[184],"results":[185],"show":[186],"re-architected":[192],"achieves":[195],"significant":[196],"improvements":[197],"power":[199],"DRAM.":[208]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":15},{"year":2024,"cited_by_count":10},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":14},{"year":2018,"cited_by_count":19},{"year":2017,"cited_by_count":14},{"year":2016,"cited_by_count":10},{"year":2015,"cited_by_count":15},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":1}],"updated_date":"2026-03-25T14:56:36.534964","created_date":"2025-10-10T00:00:00"}