{"id":"https://openalex.org/W2155147849","doi":"https://doi.org/10.1109/date.2011.5763322","title":"An area-efficient multi-level single-track pipeline template","display_name":"An area-efficient multi-level single-track pipeline template","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2155147849","doi":"https://doi.org/10.1109/date.2011.5763322","mag":"2155147849"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5044902759","display_name":"Pankaj Golani","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P Golani","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084205024","display_name":"Peter A. Beerel","orcid":"https://orcid.org/0000-0002-8283-0168"},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P A Beerel","raw_affiliation_strings":["Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA"],"affiliations":[{"raw_affiliation_string":"Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA, USA","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5044902759"],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":0.7949,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.77233259,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8064347505569458},{"id":"https://openalex.org/keywords/template","display_name":"Template","score":0.7536343932151794},{"id":"https://openalex.org/keywords/handshaking","display_name":"Handshaking","score":0.6059079170227051},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5411102175712585},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5125665664672852},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.4987931251525879},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.4877806305885315},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.45855090022087097},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.4395485818386078},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.4387572407722473},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42348599433898926},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.402271032333374},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40166810154914856},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.37267953157424927},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35670945048332214},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3505403399467468},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3375436067581177},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2380959391593933},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.17773571610450745},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1546666920185089},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09370878338813782}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8064347505569458},{"id":"https://openalex.org/C82714645","wikidata":"https://www.wikidata.org/wiki/Q438331","display_name":"Template","level":2,"score":0.7536343932151794},{"id":"https://openalex.org/C58861099","wikidata":"https://www.wikidata.org/wiki/Q548838","display_name":"Handshaking","level":2,"score":0.6059079170227051},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5411102175712585},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5125665664672852},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.4987931251525879},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.4877806305885315},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.45855090022087097},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.4395485818386078},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.4387572407722473},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42348599433898926},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.402271032333374},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40166810154914856},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.37267953157424927},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35670945048332214},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3505403399467468},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3375436067581177},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2380959391593933},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.17773571610450745},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1546666920185089},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09370878338813782},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763322","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763322","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.4399999976158142,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W16511050","https://openalex.org/W46444204","https://openalex.org/W232434517","https://openalex.org/W1597692535","https://openalex.org/W2033443176","https://openalex.org/W2101317259","https://openalex.org/W2106545930","https://openalex.org/W2149534087","https://openalex.org/W2161331676","https://openalex.org/W2170794432","https://openalex.org/W2297680178","https://openalex.org/W4206950530","https://openalex.org/W4285719527","https://openalex.org/W6682155786"],"related_works":["https://openalex.org/W2068528206","https://openalex.org/W4241206086","https://openalex.org/W2098419840","https://openalex.org/W2081132365","https://openalex.org/W1966764473","https://openalex.org/W1964556228","https://openalex.org/W2398947418","https://openalex.org/W2789349722","https://openalex.org/W1985308002","https://openalex.org/W2614722573"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"new":[4],"asynchronous":[5,76],"design":[6],"template":[7,22,54,70],"using":[8],"single-track":[9,18],"handshaking":[10],"that":[11],"targets":[12],"medium-to-high":[13],"performance":[14],"applications.":[15],"Unlike":[16],"other":[17],"templates,":[19],"the":[20,36,44,75],"proposed":[21],"supports":[23],"multiple":[24],"levels":[25],"of":[26],"logic":[27,38,41],"per":[28,91],"pipeline":[29],"stage,":[30],"improving":[31],"area":[32],"efficiency":[33],"by":[34],"sharing":[35],"control":[37],"among":[39],"more":[40],"while":[42],"at":[43],"same":[45],"time":[46],"providing":[47],"higher":[48,57],"robustness":[49],"to":[50],"timing":[51],"variability.":[52],"The":[53,69],"also":[55],"yields":[56],"throughput":[58,90],"than":[59,66],"most":[60],"four-phase":[61],"templates":[62],"and":[63,80],"lower":[64],"latency":[65],"bundled-data":[67],"templates.":[68],"has":[71],"been":[72],"incorporated":[73],"into":[74],"ASIC":[77],"flow":[78],"Proteus":[79],"experiments":[81],"on":[82],"ISCAS":[83],"benchmarks":[84],"show":[85],"significant":[86],"improvement":[87],"in":[88],"achievable":[89],"area.":[92]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}