{"id":"https://openalex.org/W2123951243","doi":"https://doi.org/10.1109/date.2011.5763303","title":"A fault-tolerant deadlock-free adaptive routing for on chip interconnects","display_name":"A fault-tolerant deadlock-free adaptive routing for on chip interconnects","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2123951243","doi":"https://doi.org/10.1109/date.2011.5763303","mag":"2123951243"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763303","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066007278","display_name":"Fabien Chaix","orcid":"https://orcid.org/0009-0002-9438-6436"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"F Chaix","raw_affiliation_strings":["TIMA, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"middle","author":{"id":null,"display_name":"D Avresky","orcid":null},"institutions":[{"id":"https://openalex.org/I111088046","display_name":"Boston University","ror":"https://ror.org/05qwgg493","country_code":"US","type":"education","lineage":["https://openalex.org/I111088046"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D Avresky","raw_affiliation_strings":["IRIANC, Boston, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IRIANC, Boston, USA","institution_ids":["https://openalex.org/I111088046"]}]},{"author_position":"middle","author":{"id":null,"display_name":"N-E Zergainoh","orcid":null},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N-E Zergainoh","raw_affiliation_strings":["TIMA, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039513293","display_name":"M. Nicolaidis","orcid":"https://orcid.org/0000-0003-1091-9339"},"institutions":[{"id":"https://openalex.org/I4210087012","display_name":"Techniques of Informatics and Microelectronics for Integrated Systems Architecture","ror":"https://ror.org/000063q30","country_code":"FR","type":"facility","lineage":["https://openalex.org/I106785703","https://openalex.org/I1294671590","https://openalex.org/I1294671590","https://openalex.org/I4210087012","https://openalex.org/I4210159245","https://openalex.org/I899635006","https://openalex.org/I899635006"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M Nicolaidis","raw_affiliation_strings":["TIMA, Grenoble, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"TIMA, Grenoble, France","institution_ids":["https://openalex.org/I4210087012"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":5.1198,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.95544954,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6844722628593445},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.6625837087631226},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5525524616241455},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5457618832588196},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5123516321182251},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44922250509262085},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.34352922439575195},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3305564522743225},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07587507367134094}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6844722628593445},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.6625837087631226},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5525524616241455},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5457618832588196},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5123516321182251},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44922250509262085},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.34352922439575195},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3305564522743225},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07587507367134094}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763303","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:HAL:hal-00671500v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00671500","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Design Automation and Test in Europe Conference (DATE'11), Mar 2011, Grenoble, France. pp.1-4","raw_type":"Conference papers"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1893842268","https://openalex.org/W1983696732","https://openalex.org/W2097783747","https://openalex.org/W2149935279","https://openalex.org/W3150832729","https://openalex.org/W4233181266"],"related_works":["https://openalex.org/W397120980","https://openalex.org/W1528537929","https://openalex.org/W3021060317","https://openalex.org/W2971368204","https://openalex.org/W2074817166","https://openalex.org/W2149817600","https://openalex.org/W2140937809","https://openalex.org/W2368915530","https://openalex.org/W2755303584","https://openalex.org/W2911482696"],"abstract_inverted_index":{"Future":[0],"applications":[1],"will":[2],"require":[3],"processors":[4],"with":[5,126,159],"many":[6],"cores":[7],"communicating":[8],"through":[9],"a":[10,45,106,127],"regular":[11],"interconnection":[12],"network.":[13],"Meanwhile,":[14],"the":[15,59,78,92,151,155,167,174,182,194,198],"Deep":[16],"submicron":[17],"technology":[18],"foreshadows":[19],"highly":[20],"defective":[21],"chips":[22,125],"era.":[23],"In":[24,40],"this":[25,41],"context,":[26],"not":[27,111],"only":[28],"fault-tolerant":[29,47],"designs":[30],"become":[31],"compulsory,":[32],"but":[33],"their":[34],"performance":[35],"under":[36,62],"failures":[37,171],"gains":[38],"importance.":[39],"paper,":[42],"we":[43,180],"present":[44],"deadlock-free":[46,138],"adaptive":[48],"routing":[49,84,114],"algorithm":[50,85,136,153,168,196],"featuring":[51],"Explicit":[52],"Path":[53],"Routing":[54],"in":[55,91,143,173],"order":[56],"to":[57,88,123,203],"limit":[58],"latency":[60,187,200],"degradation":[61],"failures.":[63],"This":[64],"is":[65,86,117,137],"particularly":[66],"interesting":[67],"for":[68,188],"streaming":[69],"applications,":[70],"which":[71],"transfer":[72],"huge":[73],"amount":[74],"of":[75,94,97,132],"data":[76],"between":[77],"same":[79],"source-destination":[80],"pairs.":[81],"The":[82,135],"proposed":[83,152,195],"able":[87],"route":[89],"messages":[90],"presence":[93],"any":[95,113,133],"set":[96],"multiple":[98,170],"nodes":[99],"and":[100,109,119,139,145,185],"links":[101],"failures,":[102],"as":[103,105],"long":[104],"path":[107],"exists,":[108],"does":[110],"use":[112],"table.":[115],"It":[116],"scalable":[118],"can":[120],"be":[121],"applied":[122],"multicore":[124],"2D":[128,147],"mesh":[129],"core":[130],"interconnect":[131,183],"size.":[134],"avoids":[140],"infinite":[141],"looping":[142],"fault-free":[144],"faulty":[146,189],"meshes.":[148],"We":[149],"simulated":[150],"using":[154],"worst":[156],"case":[157],"scenario,":[158],"different":[160],"failure":[161,177],"rates.":[162],"Experimentation":[163],"results":[164],"confirmed":[165],"that":[166],"tolerates":[169],"even":[172],"most":[175],"extreme":[176],"patterns.":[178],"Additionally,":[179],"monitored":[181],"traffic":[184],"average":[186,199],"cases.":[190],"For":[191],"20\u00d720":[192],"meshes,":[193],"reduces":[197],"by":[201],"up":[202],"50%.":[204]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":4},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":4}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}