{"id":"https://openalex.org/W2129037439","doi":"https://doi.org/10.1109/date.2011.5763299","title":"Fine-grain OpenMP runtime support with explicit communication hardware primitives","display_name":"Fine-grain OpenMP runtime support with explicit communication hardware primitives","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2129037439","doi":"https://doi.org/10.1109/date.2011.5763299","mag":"2129037439"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5035683509","display_name":"Pranav Tendulkar","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]},{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"P Tendulkar","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024860434","display_name":"Vassilis Papaefstathiou","orcid":"https://orcid.org/0000-0002-5443-6470"},"institutions":[{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]},{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"V Papaefstathiou","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057944795","display_name":"George Nikiforos","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]},{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"G Nikiforos","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069314262","display_name":"S. Kavadias","orcid":null},"institutions":[{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]},{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"S Kavadias","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005410613","display_name":"Dimitrios S. Nikolopoulos","orcid":"https://orcid.org/0000-0003-0217-8307"},"institutions":[{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]},{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"D S Nikolopoulos","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037481849","display_name":"Manolis Katevenis","orcid":"https://orcid.org/0009-0008-5437-4709"},"institutions":[{"id":"https://openalex.org/I4210121775","display_name":"FORTH Institute of Computer Science","ror":"https://ror.org/02tf48g55","country_code":"GR","type":"facility","lineage":["https://openalex.org/I4210121775","https://openalex.org/I8901234"]},{"id":"https://openalex.org/I8901234","display_name":"Foundation for Research and Technology Hellas","ror":"https://ror.org/052rphn09","country_code":"GR","type":"facility","lineage":["https://openalex.org/I8901234"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"M Katevenis","raw_affiliation_strings":["Institute of Computer Science, FORTH, Crete, Greece","Institute of Computer Science, FORTH, Heraklion, Crete, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Computer Science, FORTH, Crete, Greece","institution_ids":["https://openalex.org/I4210121775"]},{"raw_affiliation_string":"Institute of Computer Science, FORTH, Heraklion, Crete, Greece","institution_ids":["https://openalex.org/I8901234"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.19,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.42347589,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8444609642028809},{"id":"https://openalex.org/keywords/intrinsics","display_name":"Intrinsics","score":0.7221777439117432},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5336303114891052},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5086594223976135},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.5045479536056519},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.47403621673583984},{"id":"https://openalex.org/keywords/runtime-system","display_name":"Runtime system","score":0.44563955068588257},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3984866738319397},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3771026134490967}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8444609642028809},{"id":"https://openalex.org/C2908650547","wikidata":"https://www.wikidata.org/wiki/Q20999234","display_name":"Intrinsics","level":2,"score":0.7221777439117432},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5336303114891052},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5086594223976135},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.5045479536056519},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.47403621673583984},{"id":"https://openalex.org/C2780870223","wikidata":"https://www.wikidata.org/wiki/Q1004415","display_name":"Runtime system","level":2,"score":0.44563955068588257},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3984866738319397},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3771026134490967},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763299","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/3aca97f1-5f2e-4e27-80e0-64e458f2c39c","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1493041017","https://openalex.org/W1604316186","https://openalex.org/W1977043846","https://openalex.org/W2084423328","https://openalex.org/W2086500526","https://openalex.org/W2107194324","https://openalex.org/W2108801243","https://openalex.org/W2126952393","https://openalex.org/W2138411892","https://openalex.org/W2142729958","https://openalex.org/W2146177383","https://openalex.org/W2157623938","https://openalex.org/W4238592771","https://openalex.org/W4245607618","https://openalex.org/W4251003946","https://openalex.org/W6678653253"],"related_works":["https://openalex.org/W1987577928","https://openalex.org/W4387784774","https://openalex.org/W52997880","https://openalex.org/W2499900256","https://openalex.org/W199152256","https://openalex.org/W2949166008","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506","https://openalex.org/W2129037439"],"abstract_inverted_index":{"We":[0,34],"present":[1],"a":[2,48],"runtime":[3,45],"system":[4],"that":[5],"uses":[6],"the":[7,13,20,26,36],"explicit":[8],"on-chip":[9],"communication":[10],"mechanisms":[11],"of":[12,28,39,41,50,91,97],"SARC":[14],"multi-core":[15],"architecture,":[16],"to":[17,66],"implement":[18],"efficiently":[19],"OpenMP":[21,32,42,87],"programming":[22],"model":[23],"and":[24,44,59,69,72,103],"enable":[25],"exploitation":[27],"fine-grain":[29],"parallelism":[30],"in":[31,75,100,106],"programs.":[33],"explore":[35],"design":[37],"space":[38],"implementation":[40],"directives":[43],"intrinsics,":[46],"using":[47],"family":[49],"hardware":[51,57,60],"primitives;":[52],"remote":[53,55],"stores,":[54],"DMAs,":[56],"counters":[58],"event":[61],"queues":[62],"with":[63,82],"automatic":[64],"responses,":[65],"support":[67],"static":[68],"dynamic":[70],"scheduling":[71],"data":[73],"transfers":[74],"local":[76],"memories.":[77],"Using":[78],"an":[79],"FPGA":[80],"prototype":[81],"four":[83],"cores,":[84],"we":[85],"achieve":[86],"task":[88],"creation":[89],"latencies":[90],"30-35":[92],"processor":[93],"clock":[94],"cycles,":[95],"initiation":[96],"parallel":[98],"contexts":[99],"50":[101],"cycles":[102],"synchronization":[104],"primitives":[105],"65-210":[107],"cycles.":[108]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}