{"id":"https://openalex.org/W2095777628","doi":"https://doi.org/10.1109/date.2011.5763286","title":"Formal reset recovery slack calculation at the register transfer level","display_name":"Formal reset recovery slack calculation at the register transfer level","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2095777628","doi":"https://doi.org/10.1109/date.2011.5763286","mag":"2095777628"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763286","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003025119","display_name":"Chih-Neng Chung","orcid":null},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chih-Neng Chung","raw_affiliation_strings":["GIEE, National Taiwan University, Taipei, Taiwan","[GIEE National Taiwan University, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GIEE, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[GIEE National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101414521","display_name":"Chia-Wei Chang","orcid":"https://orcid.org/0000-0002-1011-6870"},"institutions":[{"id":"https://openalex.org/I22265921","display_name":"National Central University","ror":"https://ror.org/00944ve71","country_code":"TW","type":"education","lineage":["https://openalex.org/I22265921"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Chia-Wei Chang","raw_affiliation_strings":["Department of EE, National Central University, Jhong Li, Taiwan","Department of EE, National Central University, Jhongli, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of EE, National Central University, Jhong Li, Taiwan","institution_ids":["https://openalex.org/I22265921"]},{"raw_affiliation_string":"Department of EE, National Central University, Jhongli, Taiwan","institution_ids":["https://openalex.org/I22265921"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103509765","display_name":"Kai-Hui Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115492","display_name":"Avery Design Systems (United States)","ror":"https://ror.org/01rq5xv52","country_code":"US","type":"company","lineage":["https://openalex.org/I4210115492"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai-Hui Chang","raw_affiliation_strings":["Avery Design Systems, Inc., Andover, MA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Avery Design Systems, Inc., Andover, MA, USA","institution_ids":["https://openalex.org/I4210115492"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043885374","display_name":"Sy\u2010Yen Kuo","orcid":"https://orcid.org/0000-0002-3021-8321"},"institutions":[{"id":"https://openalex.org/I16733864","display_name":"National Taiwan University","ror":"https://ror.org/05bqach95","country_code":"TW","type":"education","lineage":["https://openalex.org/I16733864"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Sy-Yen Kuo","raw_affiliation_strings":["GIEE, National Taiwan University, Taipei, Taiwan","[GIEE National Taiwan University, Taipei, Taiwan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"GIEE, National Taiwan University, Taipei, Taiwan","institution_ids":["https://openalex.org/I16733864"]},{"raw_affiliation_string":"[GIEE National Taiwan University, Taipei, Taiwan]","institution_ids":["https://openalex.org/I16733864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13230209,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.9818241596221924},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7569389343261719},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6305984854698181},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.5148522257804871},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.43123844265937805},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.42349761724472046},{"id":"https://openalex.org/keywords/closure","display_name":"Closure (psychology)","score":0.41121456027030945},{"id":"https://openalex.org/keywords/signal","display_name":"SIGNAL (programming language)","score":0.41094720363616943},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38732296228408813},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34096163511276245},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.2618708610534668},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.23392915725708008},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.17142796516418457},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14508649706840515},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07068958878517151}],"concepts":[{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.9818241596221924},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7569389343261719},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6305984854698181},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.5148522257804871},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.43123844265937805},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.42349761724472046},{"id":"https://openalex.org/C146834321","wikidata":"https://www.wikidata.org/wiki/Q2979672","display_name":"Closure (psychology)","level":2,"score":0.41121456027030945},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.41094720363616943},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38732296228408813},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34096163511276245},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2618708610534668},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.23392915725708008},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.17142796516418457},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14508649706840515},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07068958878517151},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C34447519","wikidata":"https://www.wikidata.org/wiki/Q179522","display_name":"Market economy","level":1,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763286","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763286","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.231.5260","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.231.5260","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.kaihuichang.com/publication/date11-reset.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1494481937","https://openalex.org/W1603756274","https://openalex.org/W1995821058","https://openalex.org/W2089455823","https://openalex.org/W2109355243","https://openalex.org/W2117889170","https://openalex.org/W2143473280","https://openalex.org/W2244187897","https://openalex.org/W4214733911","https://openalex.org/W4239838086","https://openalex.org/W4248557088","https://openalex.org/W6629484655","https://openalex.org/W6676281870","https://openalex.org/W6681472445"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W4245336546","https://openalex.org/W2908947570","https://openalex.org/W2543290882","https://openalex.org/W1716153929","https://openalex.org/W4247760676","https://openalex.org/W2365114398","https://openalex.org/W2149559781","https://openalex.org/W2047848954"],"abstract_inverted_index":{"Reset":[0],"is":[1,13,19],"one":[2],"of":[3,30,35,48],"the":[4,27,33,49,99,114],"most":[5],"important":[6],"signals":[7],"in":[8],"many":[9],"designs.":[10],"Since":[11],"reset":[12,31,50,53,93,119],"typically":[14],"not":[15],"timing":[16,80],"critical,":[17],"it":[18],"handled":[20],"at":[21,38,98,121],"late":[22],"physical":[23,62,105],"design":[24,63,106,115,123],"stages.":[25,124],"However,":[26,71],"large":[28],"fanout":[29],"and":[32,104],"lack":[34],"routing":[36],"resources":[37],"these":[39,72],"stages":[40],"can":[41,108],"create":[42],"variant":[43],"delays":[44],"on":[45],"different":[46],"targets":[47],"signal,":[51],"creating":[52],"recovery":[54,94],"problems.":[55],"Traditional":[56],"approaches":[57],"address":[58],"this":[59,84,111],"problem":[60],"using":[61],"methods":[64,73],"such":[65],"as":[66],"buffer":[67],"insertion":[68],"or":[69],"rerouting.":[70],"may":[74],"invalidate":[75],"previous":[76],"optimization":[77],"efforts,":[78],"making":[79],"closure":[81],"difficult.":[82],"In":[83],"work":[85],"we":[86],"propose":[87],"a":[88],"formal":[89],"method":[90],"to":[91,117],"calculate":[92],"slacks":[95],"for":[96],"registers":[97],"register":[100],"transfer":[101],"level.":[102],"Designers":[103],"tools":[107],"then":[109],"utilize":[110],"information":[112],"throughout":[113],"flow":[116],"reduce":[118],"problems":[120],"later":[122]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}