{"id":"https://openalex.org/W2102933388","doi":"https://doi.org/10.1109/date.2011.5763267","title":"Generator based approach for analog circuit and layout design and optimization","display_name":"Generator based approach for analog circuit and layout design and optimization","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2102933388","doi":"https://doi.org/10.1109/date.2011.5763267","mag":"2102933388"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref","datacite"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://publica.fraunhofer.de/documents/N-163447.html","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078952932","display_name":"Achim Graupner","orcid":null},"institutions":[{"id":"https://openalex.org/I4210098929","display_name":"Gesellschaft f\u00fcr Mikroelektronikanwendung Chemnitz (Germany)","ror":"https://ror.org/0108xkp59","country_code":"DE","type":"company","lineage":["https://openalex.org/I4210098929"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Achim Graupner","raw_affiliation_strings":["Zentrum Mikroelektronik Dresden AG Dresden, Germany"],"affiliations":[{"raw_affiliation_string":"Zentrum Mikroelektronik Dresden AG Dresden, Germany","institution_ids":["https://openalex.org/I4210098929"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091912048","display_name":"Roland Jancke","orcid":"https://orcid.org/0000-0001-8857-6132"},"institutions":[{"id":"https://openalex.org/I4210124274","display_name":"Fraunhofer Institute for Integrated Circuits","ror":"https://ror.org/024ape423","country_code":"DE","type":"facility","lineage":["https://openalex.org/I4210124274","https://openalex.org/I4923324"]},{"id":"https://openalex.org/I4923324","display_name":"Fraunhofer Society","ror":"https://ror.org/05hkkdn48","country_code":"DE","type":"funder","lineage":["https://openalex.org/I4923324"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Roland Jancke","raw_affiliation_strings":["Design Automation Division, Fraunhofer Institute Integrated Circuits, Dresden, Germany","[Design Automation Division, Fraunhofer-Institute Integrated Circuits, Dresden, Germany]"],"affiliations":[{"raw_affiliation_string":"Design Automation Division, Fraunhofer Institute Integrated Circuits, Dresden, Germany","institution_ids":["https://openalex.org/I4210124274"]},{"raw_affiliation_string":"[Design Automation Division, Fraunhofer-Institute Integrated Circuits, Dresden, Germany]","institution_ids":["https://openalex.org/I4923324"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069305090","display_name":"Reimund Wittmann","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Reimund Wittmann","raw_affiliation_strings":["IP GEN Rechte GmbH Bochum, Germany"],"affiliations":[{"raw_affiliation_string":"IP GEN Rechte GmbH Bochum, Germany","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5078952932"],"corresponding_institution_ids":["https://openalex.org/I4210098929"],"apc_list":null,"apc_paid":null,"fwci":0.2699,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.63401854,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-layout-record","display_name":"Design layout record","score":0.9162251353263855},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7271974086761475},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.7120376825332642},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6949095726013184},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.685679018497467},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6535120010375977},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5535278916358948},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.537390410900116},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.521261990070343},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5203575491905212},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5186842679977417},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.5050058960914612},{"id":"https://openalex.org/keywords/page-layout","display_name":"Page layout","score":0.5036594271659851},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4875025451183319},{"id":"https://openalex.org/keywords/executable","display_name":"Executable","score":0.4572051167488098},{"id":"https://openalex.org/keywords/design-technology","display_name":"Design technology","score":0.43255630135536194},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4100554585456848},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.36312711238861084},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3562019169330597},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.32454872131347656},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.29984405636787415},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2758060395717621},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22391259670257568},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.21638113260269165},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.17098885774612427},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16782578825950623},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.148631751537323}],"concepts":[{"id":"https://openalex.org/C179145894","wikidata":"https://www.wikidata.org/wiki/Q5264353","display_name":"Design layout record","level":5,"score":0.9162251353263855},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7271974086761475},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.7120376825332642},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6949095726013184},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.685679018497467},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6535120010375977},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5535278916358948},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.537390410900116},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.521261990070343},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5203575491905212},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5186842679977417},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.5050058960914612},{"id":"https://openalex.org/C188985296","wikidata":"https://www.wikidata.org/wiki/Q868954","display_name":"Page layout","level":2,"score":0.5036594271659851},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4875025451183319},{"id":"https://openalex.org/C160145156","wikidata":"https://www.wikidata.org/wiki/Q778586","display_name":"Executable","level":2,"score":0.4572051167488098},{"id":"https://openalex.org/C179737136","wikidata":"https://www.wikidata.org/wiki/Q5264382","display_name":"Design technology","level":2,"score":0.43255630135536194},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4100554585456848},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.36312711238861084},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3562019169330597},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.32454872131347656},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.29984405636787415},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2758060395717621},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22391259670257568},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.21638113260269165},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.17098885774612427},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16782578825950623},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.148631751537323},{"id":"https://openalex.org/C112698675","wikidata":"https://www.wikidata.org/wiki/Q37038","display_name":"Advertising","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/date.2011.5763267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763267","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:fraunhofer.de:N-163447","is_oa":true,"landing_page_url":"http://publica.fraunhofer.de/documents/N-163447.html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Fraunhofer EAS","raw_type":"Conference Paper"},{"id":"pmh:oai:publica.fraunhofer.de:publica/371315","is_oa":false,"landing_page_url":"https://publica.fraunhofer.de/handle/publica/371315","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference paper"},{"id":"doi:10.24406/publica-fhg-371315","is_oa":true,"landing_page_url":"https://doi.org/10.24406/publica-fhg-371315","pdf_url":null,"source":{"id":"https://openalex.org/S7407052912","display_name":"Fraunhofer-Gesellschaft zur F\u00f6rderung der angewandten Forschung e.V","issn_l":null,"issn":[],"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":null,"is_accepted":false,"is_published":null,"raw_source_name":null,"raw_type":"article-journal"}],"best_oa_location":{"id":"pmh:oai:fraunhofer.de:N-163447","is_oa":true,"landing_page_url":"http://publica.fraunhofer.de/documents/N-163447.html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400318","display_name":"Fraunhofer-Publica (Fraunhofer-Gesellschaft)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4923324","host_organization_name":"Fraunhofer-Gesellschaft","host_organization_lineage":["https://openalex.org/I4923324"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Fraunhofer EAS","raw_type":"Conference Paper"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W617196099","https://openalex.org/W2092540230","https://openalex.org/W2114912418","https://openalex.org/W2116989584","https://openalex.org/W2157522838","https://openalex.org/W6673595831","https://openalex.org/W6677133821"],"related_works":["https://openalex.org/W1565715208","https://openalex.org/W2044122268","https://openalex.org/W2248366743","https://openalex.org/W2003092850","https://openalex.org/W4321510758","https://openalex.org/W2595178692","https://openalex.org/W2102933388","https://openalex.org/W2223186343","https://openalex.org/W2488226080","https://openalex.org/W2107918169"],"abstract_inverted_index":{"Layout":[0],"generation":[1,41],"remains":[2],"a":[3,20,26,30,36,49,54,72,79],"critical":[4],"bottleneck":[5],"in":[6,71,92,102],"analog":[7,43],"circuit":[8,51,83,104],"design.":[9,86,105],"It":[10],"is":[11,46,61],"especially":[12],"distracting":[13],"when":[14,24],"re-using":[15],"an":[16,96],"existing":[17],"design":[18,28,52,57,111],"for":[19,39],"similar":[21],"specification":[22],"or":[23],"transferring":[25],"working":[27],"to":[29,67,120],"new":[31,37],"technology.":[32],"This":[33,60],"paper":[34],"presents":[35],"methodology":[38],"layout":[40,70,85,100],"of":[42,82,99,109],"circuits":[44],"that":[45],"based":[47],"on":[48],"modular":[50],"and":[53,65,75,84,117],"so-called":[55],"\"executable":[56],"flow":[58],"description\".":[59],"created":[62,91],"once":[63],"manually":[64],"allows":[66,113],"describe":[68],"the":[69,103,107,110],"technology":[73,115],"independent":[74],"parameterizable":[76],"manner":[77],"assuring":[78],"consistent":[80],"view":[81],"Complex":[87],"layouts":[88],"can":[89],"be":[90],"negligible":[93],"time,":[94],"achieving":[95],"early":[97],"involvement":[98],"effects":[101],"Furthermore,":[106],"parameterization":[108],"description":[112],"simplified":[114],"transfer":[116],"seamless":[118],"access":[119],"sizing":[121],"tools.":[122]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}