{"id":"https://openalex.org/W2137033438","doi":"https://doi.org/10.1109/date.2011.5763264","title":"Automated constraint-driven topology synthesis for analog circuits","display_name":"Automated constraint-driven topology synthesis for analog circuits","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2137033438","doi":"https://doi.org/10.1109/date.2011.5763264","mag":"2137033438"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007908609","display_name":"Oliver Mitea","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"O Mitea","raw_affiliation_strings":["Electronic Design Methodology, Department of Computer Science, University of Frankfurt am Main, Germany","Electronic Design Methodology, Department of Computer Science, University of Frankfurt/Main, Germany"],"affiliations":[{"raw_affiliation_string":"Electronic Design Methodology, Department of Computer Science, University of Frankfurt am Main, Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"Electronic Design Methodology, Department of Computer Science, University of Frankfurt/Main, Germany","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017152441","display_name":"Markus Mei\u00dfner","orcid":"https://orcid.org/0000-0002-5630-587X"},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"M Meissner","raw_affiliation_strings":["Electronic Design Methodology, Department of Computer Science, University of Frankfurt am Main, Germany","Electronic Design Methodology, Department of Computer Science, University of Frankfurt/Main, Germany"],"affiliations":[{"raw_affiliation_string":"Electronic Design Methodology, Department of Computer Science, University of Frankfurt am Main, Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"Electronic Design Methodology, Department of Computer Science, University of Frankfurt/Main, Germany","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038049766","display_name":"Lars Hedrich","orcid":null},"institutions":[{"id":"https://openalex.org/I114090438","display_name":"Goethe University Frankfurt","ror":"https://ror.org/04cvxnb49","country_code":"DE","type":"education","lineage":["https://openalex.org/I114090438"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"L Hedrich","raw_affiliation_strings":["Electronic Design Methodology, Department of Computer Science, University of Frankfurt am Main, Germany","Electronic Design Methodology, Department of Computer Science, University of Frankfurt/Main, Germany"],"affiliations":[{"raw_affiliation_string":"Electronic Design Methodology, Department of Computer Science, University of Frankfurt am Main, Germany","institution_ids":["https://openalex.org/I114090438"]},{"raw_affiliation_string":"Electronic Design Methodology, Department of Computer Science, University of Frankfurt/Main, Germany","institution_ids":["https://openalex.org/I114090438"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086015950","display_name":"P Jores","orcid":null},"institutions":[{"id":"https://openalex.org/I889804353","display_name":"Robert Bosch (Germany)","ror":"https://ror.org/01fe0jt45","country_code":"DE","type":"company","lineage":["https://openalex.org/I889804353"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"P Jores","raw_affiliation_strings":["Robert Bosch GmbH, Reutlingen, Germany","Robert Bosch GmBH Reutlingen, Germany"],"affiliations":[{"raw_affiliation_string":"Robert Bosch GmbH, Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]},{"raw_affiliation_string":"Robert Bosch GmBH Reutlingen, Germany","institution_ids":["https://openalex.org/I889804353"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5007908609"],"corresponding_institution_ids":["https://openalex.org/I114090438"],"apc_list":null,"apc_paid":null,"fwci":1.5898,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.85342815,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9937000274658203,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7118217349052429},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6692630648612976},{"id":"https://openalex.org/keywords/generator","display_name":"Generator (circuit theory)","score":0.5597319006919861},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.5547112226486206},{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.549847424030304},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.5345622301101685},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4487079381942749},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3636389374732971},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32638320326805115},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18367239832878113},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1721857190132141},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.09765094518661499}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7118217349052429},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6692630648612976},{"id":"https://openalex.org/C2780992000","wikidata":"https://www.wikidata.org/wiki/Q17016113","display_name":"Generator (circuit theory)","level":3,"score":0.5597319006919861},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.5547112226486206},{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.549847424030304},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.5345622301101685},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4487079381942749},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3636389374732971},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32638320326805115},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18367239832878113},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1721857190132141},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.09765094518661499},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1499054350","https://openalex.org/W1566916904","https://openalex.org/W1999357165","https://openalex.org/W2015105542","https://openalex.org/W2096249093","https://openalex.org/W2096255496","https://openalex.org/W2097066086","https://openalex.org/W2106561609","https://openalex.org/W2109799889","https://openalex.org/W2112697006","https://openalex.org/W2116235542","https://openalex.org/W2120250743","https://openalex.org/W2120889849","https://openalex.org/W2126105956","https://openalex.org/W2151778337","https://openalex.org/W3146236007","https://openalex.org/W4236195134","https://openalex.org/W4243066171","https://openalex.org/W6629889503","https://openalex.org/W6825071894"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W2375192119","https://openalex.org/W2122222688","https://openalex.org/W1933057227"],"abstract_inverted_index":{"This":[0],"contribution":[1],"will":[2],"present":[3],"a":[4,21,83,119],"fully":[5],"automated":[6],"approach":[7],"for":[8],"explorative":[9],"topology":[10],"synthesis":[11,132],"of":[12,23,46,62,103,130],"small":[13],"analog":[14],"circuit":[15,91],"blocks.":[16,26],"Circuits":[17],"are":[18,30,69,111],"composed":[19],"from":[20],"library":[22],"basic":[24,48],"building":[25],"Therefore,":[27],"various":[28],"algorithms":[29],"used":[31],"to":[32,40,71,78,92],"explore":[33],"the":[34,47,58,63,73,90,98,128],"entire":[35],"design":[36,74],"space,":[37,75],"even":[38],"allowing":[39],"generate":[41],"unusual":[42],"circuits.":[43,81],"Correct":[44],"combination":[45],"blocks":[49],"is":[50,87,116],"accomplished":[51],"through":[52,118],"generic":[53],"electrical":[54,60],"rules,":[55],"which":[56,76],"ensure":[57],"fundamental":[59],"functionality":[61],"generated":[64],"circuit.":[65],"Additionally,":[66],"symmetry":[67],"constraints":[68],"introduced":[70],"narrow":[72],"leads":[77],"more":[79],"reasonable":[80],"Further":[82],"replaceable":[84],"bias-voltage":[85],"generator":[86],"included":[88],"into":[89],"replicate":[93],"real":[94],"world":[95],"circumstances.":[96],"For":[97],"first":[99],"evaluation":[100],"and":[101],"selection":[102],"best":[104],"candidate":[105],"circuits,":[106],"fast":[107],"symbolic":[108],"analysis":[109],"techniques":[110],"used.":[112],"The":[113],"final":[114],"sizing":[115,123],"done":[117],"parallelized":[120],"industrial":[121],"based":[122],"method.":[124],"Experimental":[125],"results":[126],"show":[127],"feasibility":[129],"this":[131],"approach.":[133]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}