{"id":"https://openalex.org/W2095643031","doi":"https://doi.org/10.1109/date.2011.5763218","title":"MARC II: A parametrized speculative multi-ported memory subsystem for reconfigurable computers","display_name":"MARC II: A parametrized speculative multi-ported memory subsystem for reconfigurable computers","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2095643031","doi":"https://doi.org/10.1109/date.2011.5763218","mag":"2095643031"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763218","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763218","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038251609","display_name":"Holger Lange","orcid":"https://orcid.org/0000-0002-4236-2806"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"H Lange","raw_affiliation_strings":["Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany","Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany#TAB#","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030945340","display_name":"Thorsten Wink","orcid":null},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"T Wink","raw_affiliation_strings":["Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany","Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany#TAB#","institution_ids":["https://openalex.org/I31512782"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047000315","display_name":"Andreas Koch","orcid":"https://orcid.org/0000-0002-1164-3082"},"institutions":[{"id":"https://openalex.org/I31512782","display_name":"Technische Universit\u00e4t Darmstadt","ror":"https://ror.org/05n911h24","country_code":"DE","type":"education","lineage":["https://openalex.org/I31512782"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"A Koch","raw_affiliation_strings":["Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany","Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany","institution_ids":["https://openalex.org/I31512782"]},{"raw_affiliation_string":"Embedded Systems and Applications Group, Technische Universit\u00e4t Darmstadt, Germany#TAB#","institution_ids":["https://openalex.org/I31512782"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I31512782"],"apc_list":null,"apc_paid":null,"fwci":2.0902,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.8711556,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"32","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8709324598312378},{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.7368570566177368},{"id":"https://openalex.org/keywords/porting","display_name":"Porting","score":0.7289420366287231},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.6029420495033264},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5419832468032837},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5132489204406738},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.47708162665367126},{"id":"https://openalex.org/keywords/memory-model","display_name":"Memory model","score":0.43647778034210205},{"id":"https://openalex.org/keywords/memory-address","display_name":"Memory address","score":0.4357908368110657},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4304194748401642},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.42872291803359985},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.3767523169517517},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3683921694755554},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.2880313992500305},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2690410017967224},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.2444005310535431},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15819630026817322}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8709324598312378},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.7368570566177368},{"id":"https://openalex.org/C106251023","wikidata":"https://www.wikidata.org/wiki/Q851989","display_name":"Porting","level":3,"score":0.7289420366287231},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.6029420495033264},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5419832468032837},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5132489204406738},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.47708162665367126},{"id":"https://openalex.org/C12186640","wikidata":"https://www.wikidata.org/wiki/Q6815743","display_name":"Memory model","level":3,"score":0.43647778034210205},{"id":"https://openalex.org/C153247305","wikidata":"https://www.wikidata.org/wiki/Q835713","display_name":"Memory address","level":3,"score":0.4357908368110657},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4304194748401642},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.42872291803359985},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.3767523169517517},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3683921694755554},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.2880313992500305},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2690410017967224},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2444005310535431},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15819630026817322},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763218","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763218","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.221.3708","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.221.3708","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.esa.cs.tu-darmstadt.de/twiki/pub/Staff/AndreasKochPublications/2011_DATE.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1498824665","https://openalex.org/W1527864728","https://openalex.org/W1555915743","https://openalex.org/W1586207894","https://openalex.org/W2016423739","https://openalex.org/W2113739482","https://openalex.org/W2114822644","https://openalex.org/W2130363691","https://openalex.org/W2141389982","https://openalex.org/W2141442517","https://openalex.org/W2142630982","https://openalex.org/W2149252366","https://openalex.org/W2150143212","https://openalex.org/W2150547581","https://openalex.org/W2154183433","https://openalex.org/W2165495454","https://openalex.org/W2167008350","https://openalex.org/W2310022311","https://openalex.org/W2612684499","https://openalex.org/W2625819298","https://openalex.org/W2725179571","https://openalex.org/W3145208988","https://openalex.org/W6629933873","https://openalex.org/W6635457298","https://openalex.org/W6679145057","https://openalex.org/W6680874277","https://openalex.org/W6682164568","https://openalex.org/W6682832462","https://openalex.org/W6792881284"],"related_works":["https://openalex.org/W2479014312","https://openalex.org/W1583465708","https://openalex.org/W1499552465","https://openalex.org/W2091772480","https://openalex.org/W2056245419","https://openalex.org/W1998284301","https://openalex.org/W2185870297","https://openalex.org/W1509811574","https://openalex.org/W2039534605","https://openalex.org/W2095643031"],"abstract_inverted_index":{"We":[0],"describe":[1],"a":[2,35,59],"parameterized":[3],"memory":[4,32,38],"system":[5],"suitable":[6],"as":[7,69],"target":[8],"for":[9,16,45,62],"automatic":[10],"high-level":[11],"language":[12],"to":[13,65],"hardware":[14,37],"compilers":[15],"reconfigurable":[17],"computers.":[18],"It":[19],"fully":[20],"supports":[21],"the":[22,28,77],"spatial":[23],"computation":[24],"paradigm":[25],"by":[26,34,58,76],"allowing":[27],"realization":[29],"of":[30,80],"each":[31],"operator":[33],"dedicated":[36],"port.":[39],"Inter-port":[40],"coherency":[41],"is":[42,56],"maintained":[43],"only":[44],"those":[46],"ports":[47],"that":[48],"actually":[49],"require":[50],"it,":[51],"and":[52],"efficient":[53],"speculative":[54],"execution":[55],"enabled":[57],"dynamic":[60],"scheme":[61],"arbitrating":[63],"access":[64],"shared":[66],"resources":[67],"(such":[68],"main":[70],"memory),":[71],"relying":[72],"on":[73],"techniques":[74],"inspired":[75],"branch":[78],"prediction":[79],"conventional":[81],"software-programmable":[82],"processors.":[83]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}