{"id":"https://openalex.org/W2170681877","doi":"https://doi.org/10.1109/date.2011.5763198","title":"SHARC: A streaming model for FPGA accelerators and its application to Saliency","display_name":"SHARC: A streaming model for FPGA accelerators and its application to Saliency","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2170681877","doi":"https://doi.org/10.1109/date.2011.5763198","mag":"2170681877"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763198","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763198","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015655825","display_name":"Srinidhi Kestur","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S Kestur","raw_affiliation_strings":["Microsystems Design Laboratory (MDL), Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Design Laboratory (MDL), Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079494463","display_name":"Dharav Dantara","orcid":null},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D Dantara","raw_affiliation_strings":["Microsystems Design Laboratory (MDL), Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Design Laboratory (MDL), Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5051232628","display_name":"Vijay Narayanan","orcid":"https://orcid.org/0009-0008-8433-963X"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V Narayanan","raw_affiliation_strings":["Microsystems Design Laboratory (MDL), Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Microsystems Design Laboratory (MDL), Department of Computer Science and Engineering, Pennsylvania State University, University Park, PA, USA","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130769515"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11605","display_name":"Visual Attention and Saliency Detection","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11605","display_name":"Visual Attention and Saliency Detection","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9952999949455261,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7995212078094482},{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7949051856994629},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7906867265701294},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7088783979415894},{"id":"https://openalex.org/keywords/hardware-acceleration","display_name":"Hardware acceleration","score":0.6595334410667419},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.6144403219223022},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6089910864830017},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5613569021224976},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5433406233787537},{"id":"https://openalex.org/keywords/stream-processing","display_name":"Stream processing","score":0.5174767971038818},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.4622248411178589},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4485628604888916},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40466392040252686},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.18188068270683289},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15039655566215515}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7995212078094482},{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7949051856994629},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7906867265701294},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7088783979415894},{"id":"https://openalex.org/C13164978","wikidata":"https://www.wikidata.org/wiki/Q600158","display_name":"Hardware acceleration","level":3,"score":0.6595334410667419},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.6144403219223022},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6089910864830017},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5613569021224976},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5433406233787537},{"id":"https://openalex.org/C107027933","wikidata":"https://www.wikidata.org/wiki/Q2006448","display_name":"Stream processing","level":2,"score":0.5174767971038818},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.4622248411178589},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4485628604888916},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40466392040252686},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.18188068270683289},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15039655566215515},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C18903297","wikidata":"https://www.wikidata.org/wiki/Q7150","display_name":"Ecology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763198","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763198","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5299999713897705}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1968422655","https://openalex.org/W1989302335","https://openalex.org/W1990315422","https://openalex.org/W2015907756","https://openalex.org/W2046863527","https://openalex.org/W2103142032","https://openalex.org/W2114873786","https://openalex.org/W2128272608","https://openalex.org/W2134736911","https://openalex.org/W2152752164","https://openalex.org/W2164423797","https://openalex.org/W2169984876","https://openalex.org/W3143268424","https://openalex.org/W3151697372","https://openalex.org/W4255450451","https://openalex.org/W6679795107"],"related_works":["https://openalex.org/W2204754129","https://openalex.org/W4322751528","https://openalex.org/W2759209791","https://openalex.org/W2340647897","https://openalex.org/W2500205862","https://openalex.org/W2760049414","https://openalex.org/W1569711686","https://openalex.org/W1541284233","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"Reconfigurable":[0],"hardware":[1,67,86,112],"such":[2,131],"as":[3,132],"FPGAs":[4],"are":[5],"being":[6],"increasingly":[7],"employed":[8],"for":[9,28,48,73,84,92,114,126],"accelerating":[10],"compute-intensive":[11,127],"applications.":[12],"While":[13],"recent":[14],"advances":[15],"in":[16,97,129],"technology":[17],"have":[18],"increased":[19],"the":[20,66,158,163],"capacity":[21],"of":[22,25,165],"FPGAs,":[23],"lack":[24],"standard":[26],"models":[27,63],"developing":[29,74],"custom":[30,75],"accelerators":[31],"creates":[32],"issues":[33],"with":[34,45,69],"scalability":[35],"and":[36,64,88,105,135,161,179],"compatibility.":[37],"We":[38,145],"present":[39,146],"SHARC":[40,78],"-":[41],"Streaming":[42],"Hardware":[43],"Accelerator":[44],"Run-time":[46],"Configurability,":[47],"an":[49,98,175],"FPGA-based":[50],"accelerator.":[51,99],"This":[52,120],"model":[53,79,121,160],"is":[54,122],"at":[55,94],"a":[56,70,81,89,103,147,151,186],"lower-level":[57],"compared":[58],"to":[59,110,181],"existing":[60,176],"stream":[61,139],"processing":[62,140],"provides":[65,80,141],"designer":[68],"flexible":[71,115],"platform":[72],"accelerators.":[76],"The":[77],"generic":[82],"interface":[83],"each":[85],"module":[87],"hierarchical":[90,106],"structure":[91],"parallelism":[93],"multiple":[95],"levels":[96],"It":[100],"also":[101],"includes":[102],"parameterization":[104],"run-time":[107,166],"reconfiguration":[108],"framework":[109],"enable":[111],"reuse":[113],"yet":[116],"high":[117],"throughput":[118],"design.":[119],"very":[123],"well":[124],"suited":[125],"applications":[128],"areas":[130],"real-time":[133],"vision":[134],"signal":[136],"processing,":[137],"where":[138],"enormous":[142],"performance":[143],"benefits.":[144],"case-study":[148],"by":[149],"implementing":[150],"bio-inspired":[152],"Saliency-based":[153],"visual":[154],"attention":[155],"system":[156],"using":[157],"proposed":[159],"demonstrate":[162],"benefits":[164],"reconfiguration.":[167],"Experimental":[168],"results":[169],"show":[170],"about":[171],"5X":[172],"speedup":[173],"over":[174,185],"CPU":[177],"implementation":[178],"up":[180],"14X":[182],"higher":[183],"Performance-per-Watt":[184],"relevant":[187],"GPU":[188],"implementation.":[189]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}