{"id":"https://openalex.org/W2163049683","doi":"https://doi.org/10.1109/date.2011.5763182","title":"A method for fast jitter tolerance analysis of high-speed PLLs","display_name":"A method for fast jitter tolerance analysis of high-speed PLLs","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2163049683","doi":"https://doi.org/10.1109/date.2011.5763182","mag":"2163049683"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014516599","display_name":"Stefan Erb","orcid":null},"institutions":[{"id":"https://openalex.org/I4092182","display_name":"Graz University of Technology","ror":"https://ror.org/00d7xrm67","country_code":"AT","type":"education","lineage":["https://openalex.org/I4092182"]}],"countries":["AT"],"is_corresponding":true,"raw_author_name":"Stefan Erb","raw_affiliation_strings":["Institute of Electronics, Graz University of Technology, Graz, Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Graz University of Technology, Graz, Austria","institution_ids":["https://openalex.org/I4092182"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068177083","display_name":"Wolfgang Pribyl","orcid":null},"institutions":[{"id":"https://openalex.org/I4092182","display_name":"Graz University of Technology","ror":"https://ror.org/00d7xrm67","country_code":"AT","type":"education","lineage":["https://openalex.org/I4092182"]}],"countries":["AT"],"is_corresponding":false,"raw_author_name":"W Pribyl","raw_affiliation_strings":["Institute of Electronics, Graz University of Technology, Graz, Austria"],"affiliations":[{"raw_affiliation_string":"Institute of Electronics, Graz University of Technology, Graz, Austria","institution_ids":["https://openalex.org/I4092182"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5014516599"],"corresponding_institution_ids":["https://openalex.org/I4092182"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16857077,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9697850346565247},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7513159513473511},{"id":"https://openalex.org/keywords/millisecond","display_name":"Millisecond","score":0.5600310564041138},{"id":"https://openalex.org/keywords/range","display_name":"Range (aeronautics)","score":0.5493412613868713},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4664544463157654},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.4661129117012024},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4164336621761322},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4116154611110687},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3480128049850464},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3247082531452179},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08441776037216187}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9697850346565247},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7513159513473511},{"id":"https://openalex.org/C60327585","wikidata":"https://www.wikidata.org/wiki/Q723733","display_name":"Millisecond","level":2,"score":0.5600310564041138},{"id":"https://openalex.org/C204323151","wikidata":"https://www.wikidata.org/wiki/Q905424","display_name":"Range (aeronautics)","level":2,"score":0.5493412613868713},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4664544463157654},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.4661129117012024},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4164336621761322},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4116154611110687},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3480128049850464},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3247082531452179},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08441776037216187},{"id":"https://openalex.org/C146978453","wikidata":"https://www.wikidata.org/wiki/Q3798668","display_name":"Aerospace engineering","level":1,"score":0.0},{"id":"https://openalex.org/C1276947","wikidata":"https://www.wikidata.org/wiki/Q333","display_name":"Astronomy","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763182","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763182","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W87496662","https://openalex.org/W1492221128","https://openalex.org/W1933111953","https://openalex.org/W2104751464","https://openalex.org/W2113944873","https://openalex.org/W2126936678","https://openalex.org/W2129516373","https://openalex.org/W2132834010","https://openalex.org/W2147586450","https://openalex.org/W2162364319","https://openalex.org/W2250160681","https://openalex.org/W3154798332","https://openalex.org/W6677052144","https://openalex.org/W6691726792","https://openalex.org/W6793921538"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W2317245370","https://openalex.org/W198851386","https://openalex.org/W1980160788","https://openalex.org/W2030310580","https://openalex.org/W947442053","https://openalex.org/W2148915962","https://openalex.org/W4313433561","https://openalex.org/W2283866686","https://openalex.org/W4287182096"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,32,37],"fast":[3,33],"method":[4,17],"for":[5,45],"identifying":[6],"the":[7,75],"jitter":[8,41],"tolerance":[9],"curves":[10],"of":[11,40,77],"high-speed":[12],"phase":[13],"locked":[14],"loops.":[15],"The":[16],"is":[18],"based":[19],"on":[20],"an":[21],"adaptive":[22],"recursion":[23],"and":[24,49,66,69],"uses":[25],"known":[26],"tail":[27],"fitting":[28],"methods":[29],"to":[30,54,63],"realize":[31],"optimization":[34],"combined":[35],"with":[36],"small":[38],"number":[39],"samples.":[42],"It":[43],"allows":[44],"efficient":[46],"behavioral":[47],"simulations,":[48],"can":[50],"also":[51],"be":[52],"applied":[53],"hardware":[55,67],"measurements.":[56],"A":[57],"typical":[58],"modeling":[59],"example":[60],"demonstrates":[61],"applicability":[62],"both":[64],"software":[65],"scenarios":[68],"achieves":[70],"simulated":[71],"measurement":[72],"times":[73],"in":[74],"range":[76],"few":[78],"hundred":[79],"milliseconds.":[80]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}