{"id":"https://openalex.org/W2040089377","doi":"https://doi.org/10.1109/date.2011.5763159","title":"Robustness analysis of 6T SRAMs in memory retention mode under PVT variations","display_name":"Robustness analysis of 6T SRAMs in memory retention mode under PVT variations","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2040089377","doi":"https://doi.org/10.1109/date.2011.5763159","mag":"2040089377"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071009840","display_name":"Elena Ioana Vatajelu","orcid":"https://orcid.org/0000-0002-4588-1812"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"E I Vatajelu","raw_affiliation_strings":["Department of Electronic Engineering, Universitat Politecnica de Catalunya, Barcelona, Spain","Dept. of Electronic Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universitat Politecnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012439108","display_name":"Joan Figueras","orcid":"https://orcid.org/0000-0003-4203-0788"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"J Figueras","raw_affiliation_strings":["Department of Electronic Engineering, Universitat Politecnica de Catalunya, Barcelona, Spain","Dept. of Electronic Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Universitat Politecnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. of Electronic Engineering, Universitat Polit\u00e8cnica de Catalunya (UPC), Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I9617848"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"96","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.8556686639785767},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8554146885871887},{"id":"https://openalex.org/keywords/monte-carlo-method","display_name":"Monte Carlo method","score":0.6501361131668091},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6456022262573242},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5241867899894714},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.5156847238540649},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42930975556373596},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.39069920778274536},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20598697662353516},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19673621654510498},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15958043932914734},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.1455157995223999},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.13487178087234497}],"concepts":[{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.8556686639785767},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8554146885871887},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.6501361131668091},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6456022262573242},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5241867899894714},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.5156847238540649},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42930975556373596},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.39069920778274536},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20598697662353516},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19673621654510498},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15958043932914734},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.1455157995223999},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.13487178087234497},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763159","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763159","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W11171666","https://openalex.org/W1973615069","https://openalex.org/W1975331880","https://openalex.org/W1989247523","https://openalex.org/W2002612140","https://openalex.org/W2006846272","https://openalex.org/W2061750459","https://openalex.org/W2113613740","https://openalex.org/W2117648153","https://openalex.org/W2118749577","https://openalex.org/W2120353978","https://openalex.org/W2137366465","https://openalex.org/W2141274564","https://openalex.org/W2143301592","https://openalex.org/W2161195949","https://openalex.org/W2162613878","https://openalex.org/W4233127653","https://openalex.org/W4243073678","https://openalex.org/W6677720047"],"related_works":["https://openalex.org/W2119312496","https://openalex.org/W4247460323","https://openalex.org/W2537086382","https://openalex.org/W2107909712","https://openalex.org/W2153162275","https://openalex.org/W2079259690","https://openalex.org/W789543267","https://openalex.org/W2004965314","https://openalex.org/W2108986771","https://openalex.org/W2094295436"],"abstract_inverted_index":{"Process":[0],"variability":[1,83],"is":[2,51,84,112,129],"becoming":[3],"a":[4,66,107,132],"major":[5],"challenge":[6],"in":[7,15,58,69,123],"CMOS":[8],"design":[9],"of":[10,46,79,144],"general":[11],"and":[12,30,35,141],"embedded":[13],"SRAMs":[14],"particular":[16],"due":[17],"to":[18,40,52,65,93,138],"continuous":[19],"device":[20],"scaling.":[21],"The":[22,72,127],"main":[23],"problems":[24],"are":[25],"the":[26,42,124],"increased":[27],"static":[28,43],"power":[29,44],"reduced":[31],"operating":[32],"margins,":[33],"robustness":[34,109,120,128],"reliability.":[36],"A":[37],"common":[38,74],"way":[39],"reduce":[41],"consumption":[45],"an":[47,100,142],"SRAM":[48],"memory":[49,59,70],"array":[50],"decrease":[53],"its":[54],"supply":[55],"voltage":[56],"when":[57,97],"retention":[60],"mode.":[61],"However,":[62],"this":[63,105],"leads":[64],"further":[67],"reduction":[68],"robustness.":[71],"most":[73],"tool":[75],"for":[76],"statistical":[77,108,117],"analysis":[78,110],"circuits":[80],"under":[81],"process":[82],"standard":[85],"Monte":[86,139],"Carlo":[87,140],"simulation":[88],"which":[89],"has":[90],"been":[91],"proven":[92],"be":[94],"too":[95],"expensive":[96],"applied":[98],"on":[99,115],"ultra":[101],"dense":[102],"SRAM.":[103],"In":[104],"paper":[106],"method":[111],"proposed":[113],"based":[114],"decoupling":[116],"integration":[118],"from":[119],"region":[121],"determination":[122],"parameter":[125],"domain.":[126],"estimated":[130],"with":[131],"~":[133,145],"556X":[134],"speed":[135],"up":[136],"relation":[137],"error":[143],"1%.":[146]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}