{"id":"https://openalex.org/W2119473230","doi":"https://doi.org/10.1109/date.2011.5763155","title":"MLP aware heterogeneous memory system","display_name":"MLP aware heterogeneous memory system","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2119473230","doi":"https://doi.org/10.1109/date.2011.5763155","mag":"2119473230"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065490778","display_name":"Sujay Phadke","orcid":null},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S Phadke","raw_affiliation_strings":["University of Michigan, Ann Arbor, USA","University of Michigan , Ann Arbor"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan , Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075649670","display_name":"Satish Narayanasamy","orcid":"https://orcid.org/0000-0001-5016-1214"},"institutions":[{"id":"https://openalex.org/I27837315","display_name":"University of Michigan","ror":"https://ror.org/00jmfr291","country_code":"US","type":"education","lineage":["https://openalex.org/I27837315"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S Narayanasamy","raw_affiliation_strings":["University of Michigan, Ann Arbor, USA","University of Michigan , Ann Arbor"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan, Ann Arbor, USA","institution_ids":["https://openalex.org/I27837315"]},{"raw_affiliation_string":"University of Michigan , Ann Arbor","institution_ids":["https://openalex.org/I27837315"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I27837315"],"apc_list":null,"apc_paid":null,"fwci":3.9903,"has_fulltext":false,"cited_by_count":66,"citation_normalized_percentile":{"value":0.94613285,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8028731346130371},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.7051087021827698},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.7024722695350647},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.6508023738861084},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.6219537854194641},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5947259664535522},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.5714532136917114},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.5483475923538208},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.5289430618286133},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.5081076622009277},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.4740462303161621},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.46468567848205566},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.4496201276779175},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.44252803921699524},{"id":"https://openalex.org/keywords/conventional-memory","display_name":"Conventional memory","score":0.4384724199771881},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.41057974100112915},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.26949378848075867},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.08220571279525757}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8028731346130371},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.7051087021827698},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.7024722695350647},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.6508023738861084},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.6219537854194641},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5947259664535522},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.5714532136917114},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.5483475923538208},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.5289430618286133},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.5081076622009277},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.4740462303161621},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.46468567848205566},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.4496201276779175},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.44252803921699524},{"id":"https://openalex.org/C53838383","wikidata":"https://www.wikidata.org/wiki/Q541148","display_name":"Conventional memory","level":5,"score":0.4384724199771881},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.41057974100112915},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26949378848075867},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.08220571279525757},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/date.2011.5763155","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763155","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.361.7124","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.361.7124","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www-personal.umich.edu/~sphadke/docs/mlp.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1515422725","https://openalex.org/W2003312212","https://openalex.org/W2044206819","https://openalex.org/W2048588974","https://openalex.org/W2066503894","https://openalex.org/W2095905546","https://openalex.org/W2098005539","https://openalex.org/W2100384468","https://openalex.org/W2102449048","https://openalex.org/W2112085716","https://openalex.org/W2129513794","https://openalex.org/W2136684653","https://openalex.org/W2138661001","https://openalex.org/W2143823686","https://openalex.org/W3152210458","https://openalex.org/W4236312724","https://openalex.org/W4250692521","https://openalex.org/W6631059261"],"related_works":["https://openalex.org/W4243333834","https://openalex.org/W2558276258","https://openalex.org/W2140386982","https://openalex.org/W3048967625","https://openalex.org/W2334181344","https://openalex.org/W2401095501","https://openalex.org/W2753615087","https://openalex.org/W2168550483","https://openalex.org/W4248614727","https://openalex.org/W2296275612"],"abstract_inverted_index":{"Main":[0],"memory":[1,20,28,52,63,67,91,105,110,117,140],"plays":[2],"a":[3,7,18,46,60,104,115,136],"critical":[4],"role":[5],"in":[6,45,103,128,132,139],"computer":[8],"system's":[9,21],"performance":[10,134],"and":[11,25,135],"energy":[12],"efficiency.":[13],"Three":[14],"key":[15],"parameters":[16,36,79],"define":[17],"main":[19,62],"efficiency:":[22],"latency,":[23],"bandwidth,":[24],"power.":[26,141],"Current":[27],"systems":[29],"tries":[30],"to":[31,37,114],"balance":[32],"all":[33],"these":[34],"three":[35,65,78],"achieve":[38],"reasonable":[39],"efficiency":[40],"for":[41,75],"most":[42],"programs.":[43],"However,":[44],"multi-core":[47],"system,":[48,118],"applications":[49],"with":[50,64],"various":[51],"demands":[53],"are":[54],"simultaneously":[55],"executed.":[56],"This":[57],"paper":[58],"proposes":[59],"heterogeneous":[61],"different":[66],"modules,":[68],"where":[69],"each":[70],"module":[71,106],"is":[72],"heavily":[73],"optimized":[74],"one":[76],"the":[77,81,85,90,97],"at":[80],"cost":[82],"of":[83,94],"compromising":[84],"other":[86],"two.":[87],"Based":[88],"on":[89],"access":[92],"characteristics":[93],"an":[95],"application,":[96],"operating":[98],"system":[99,133],"allocates":[100],"its":[101,109],"pages":[102],"that":[107,124],"satisfies":[108],"requirements.":[111],"When":[112],"compared":[113],"homogeneous":[116],"we":[119],"demonstrate":[120],"through":[121],"cycle-accurate":[122],"simulations":[123],"our":[125],"design":[126],"results":[127],"about":[129],"13.5%":[130],"increase":[131],"20%":[137],"improvement":[138]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":10},{"year":2017,"cited_by_count":9},{"year":2016,"cited_by_count":3},{"year":2015,"cited_by_count":10},{"year":2014,"cited_by_count":8},{"year":2013,"cited_by_count":5},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}