{"id":"https://openalex.org/W2151950158","doi":"https://doi.org/10.1109/date.2011.5763145","title":"Architectures and modeling of predictable memory controllers for improved system integration","display_name":"Architectures and modeling of predictable memory controllers for improved system integration","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2151950158","doi":"https://doi.org/10.1109/date.2011.5763145","mag":"2151950158"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763145","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763145","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation &amp; Test in Europe","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059634103","display_name":"Benny \u00c5kesson","orcid":"https://orcid.org/0000-0003-2949-2080"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"B Akesson","raw_affiliation_strings":["Eindhovan University of Technology, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048502768","display_name":"Kees Goossens","orcid":"https://orcid.org/0000-0001-7536-4050"},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"K Goossens","raw_affiliation_strings":["Eindhovan University of Technology, Netherlands"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Netherlands","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I83019370"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":71,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"15","issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8137303590774536},{"id":"https://openalex.org/keywords/arbiter","display_name":"Arbiter","score":0.6303563117980957},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5753694772720337},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.515091598033905},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.47786158323287964},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.46271273493766785},{"id":"https://openalex.org/keywords/controller","display_name":"Controller (irrigation)","score":0.4577639698982239},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43601924180984497},{"id":"https://openalex.org/keywords/fifo","display_name":"FIFO (computing and electronics)","score":0.4336802363395691},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4244846701622009},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2218082845211029},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.11736062169075012}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8137303590774536},{"id":"https://openalex.org/C2779971761","wikidata":"https://www.wikidata.org/wiki/Q629872","display_name":"Arbiter","level":2,"score":0.6303563117980957},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5753694772720337},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.515091598033905},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.47786158323287964},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.46271273493766785},{"id":"https://openalex.org/C203479927","wikidata":"https://www.wikidata.org/wiki/Q5165939","display_name":"Controller (irrigation)","level":2,"score":0.4577639698982239},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43601924180984497},{"id":"https://openalex.org/C2777145635","wikidata":"https://www.wikidata.org/wiki/Q515636","display_name":"FIFO (computing and electronics)","level":2,"score":0.4336802363395691},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4244846701622009},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2218082845211029},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.11736062169075012},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C6557445","wikidata":"https://www.wikidata.org/wiki/Q173113","display_name":"Agronomy","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/date.2011.5763145","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763145","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation &amp; Test in Europe","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/c17aad00-07d2-4fa7-bd78-6a1ceb6f0fed","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/c17aad00-07d2-4fa7-bd78-6a1ceb6f0fed","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Akesson, K B & Goossens, K G W 2011, Architectures and modeling of predictable memory controllers for improved system integration. in Proceedings of the Design, Automation & Test in Europe Converence & Exhibition (EDAA), 14-18 March 2011, Grenoble, France. Institute of Electrical and Electronics Engineers, Piscataway, pp. 1-6, 14th Design, Automation and Test in Europe Conference and Exhibition (DATE 2011) , Grenoble, France, 14/03/11. https://doi.org/10.1109/DATE.2011.5763145","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.187.2038","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.187.2038","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.es.ele.tue.nl/%7Ekgoossens/2011-date-mc.pdf","raw_type":"text"},{"id":"pmh:tue:oai:pure.tue.nl:publications/c17aad00-07d2-4fa7-bd78-6a1ceb6f0fed","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/c17aad00-07d2-4fa7-bd78-6a1ceb6f0fed","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Proceedings of the Design, Automation &amp; Test in Europe Converence &amp; Exhibition (EDAA), 14-18 March 2011, Grenoble, France, 1 - 6","raw_type":"info:eu-repo/semantics/conferencepaper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":65,"referenced_works":["https://openalex.org/W285882519","https://openalex.org/W1499210710","https://openalex.org/W1515422725","https://openalex.org/W1525290785","https://openalex.org/W1529957676","https://openalex.org/W1554331127","https://openalex.org/W1976014094","https://openalex.org/W2011079817","https://openalex.org/W2012959791","https://openalex.org/W2033872646","https://openalex.org/W2069195425","https://openalex.org/W2069892106","https://openalex.org/W2081590538","https://openalex.org/W2096540124","https://openalex.org/W2104299099","https://openalex.org/W2110398403","https://openalex.org/W2114672540","https://openalex.org/W2115401821","https://openalex.org/W2116826559","https://openalex.org/W2117470630","https://openalex.org/W2119699246","https://openalex.org/W2122999451","https://openalex.org/W2123948546","https://openalex.org/W2125247549","https://openalex.org/W2126308254","https://openalex.org/W2127140660","https://openalex.org/W2127322963","https://openalex.org/W2129051597","https://openalex.org/W2134809356","https://openalex.org/W2139905460","https://openalex.org/W2149243993","https://openalex.org/W2151653149","https://openalex.org/W2154445193","https://openalex.org/W2155303087","https://openalex.org/W2156417042","https://openalex.org/W2156588404","https://openalex.org/W2157504696","https://openalex.org/W2163835931","https://openalex.org/W2165683591","https://openalex.org/W2166697045","https://openalex.org/W2167160754","https://openalex.org/W2167195657","https://openalex.org/W2167402388","https://openalex.org/W2168771580","https://openalex.org/W2170503424","https://openalex.org/W2171872428","https://openalex.org/W2503643606","https://openalex.org/W3142340790","https://openalex.org/W3143125621","https://openalex.org/W3143248510","https://openalex.org/W3145794024","https://openalex.org/W3146839521","https://openalex.org/W3147536173","https://openalex.org/W4231414160","https://openalex.org/W4237972311","https://openalex.org/W4251778606","https://openalex.org/W6631766749","https://openalex.org/W6676969803","https://openalex.org/W6678354550","https://openalex.org/W6678847590","https://openalex.org/W6682584042","https://openalex.org/W6682841777","https://openalex.org/W6684078690","https://openalex.org/W6684875182","https://openalex.org/W6989025749"],"related_works":["https://openalex.org/W2884038052","https://openalex.org/W2982348224","https://openalex.org/W2135481122","https://openalex.org/W2387935562","https://openalex.org/W2038831013","https://openalex.org/W2350621393","https://openalex.org/W2362082090","https://openalex.org/W2558008088","https://openalex.org/W2893763626","https://openalex.org/W2317222294"],"abstract_inverted_index":{"Designing":[0],"multi-processor":[1],"systems-on-chips":[2],"becomes":[3],"increasingly":[4],"complex,":[5],"as":[6,18,78,189],"more":[7],"applications":[8,23,43],"with":[9,182],"realtime":[10],"requirements":[11],"execute":[12],"in":[13,49,122],"parallel.":[14],"System":[15],"resources,":[16,117],"such":[17,188],"memories,":[19],"are":[20,97],"shared":[21],"between":[22],"to":[24,31,44,62,75,81,89,110],"reduce":[25],"cost,":[26],"causing":[27],"their":[28,120],"timing":[29],"behavior":[30],"become":[32],"inter-dependent.":[33],"Using":[34],"conventional":[35],"simulation-based":[36],"verification,":[37],"this":[38,64],"requires":[39],"all":[40],"concurrently":[41],"executing":[42],"be":[45,76,90],"verified":[46,91],"together,":[47],"resulting":[48],"a":[50,126,145,165,183],"rapidly":[51],"increasing":[52],"verification":[53],"complexity.":[54],"Predictable":[55,66,93],"and":[56,94,101,112,115,118,137,141,144,156,175,177],"composable":[57,95,102,116,157],"systems":[58,67,84,96],"have":[59],"been":[60],"proposed":[61],"address":[63],"problem.":[65],"provide":[68],"bounds":[69],"on":[70,164],"performance,":[71],"enabling":[72,87],"formal":[73],"analysis":[74,181],"used":[77],"an":[79],"alternative":[80],"simulation.":[82],"Composable":[83],"isolate":[85],"applications,":[86],"them":[88],"independently.":[92],"built":[98],"from":[99],"predictable":[100,114,155],"resources.":[103],"This":[104],"paper":[105],"presents":[106],"three":[107],"general":[108,136],"techniques":[109],"implement":[111],"model":[113],"demonstrates":[119],"applicability":[121],"the":[123,132],"context":[124],"of":[125,131,148,172,185],"memory":[127,133,174],"controller.":[128],"The":[129,159],"architecture":[130],"controller":[134],"is":[135,162],"supports":[138],"both":[139],"SRAM":[140],"DDR2/DDR3":[142],"SDRAM":[143],"wide":[146],"range":[147],"arbiters,":[149],"making":[150],"it":[151],"suitable":[152],"for":[153],"many":[154],"systems.":[158],"modeling":[160],"approach":[161],"based":[163],"shared-resource":[166],"abstraction":[167],"that":[168],"covers":[169],"any":[170],"combination":[171],"supported":[173],"arbiter":[176],"enables":[178],"system-level":[179],"performance":[180],"variety":[184],"well-known":[186],"frameworks,":[187],"network":[190],"calculus":[191],"or":[192],"data-flow":[193],"analysis.":[194]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":16},{"year":2014,"cited_by_count":9},{"year":2013,"cited_by_count":13},{"year":2012,"cited_by_count":6}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}
