{"id":"https://openalex.org/W2121357476","doi":"https://doi.org/10.1109/date.2011.5763117","title":"Eliminating data invalidation in debugging multiple-clock chips","display_name":"Eliminating data invalidation in debugging multiple-clock chips","publication_year":2011,"publication_date":"2011-03-01","ids":{"openalex":"https://openalex.org/W2121357476","doi":"https://doi.org/10.1109/date.2011.5763117","mag":"2121357476"},"language":"en","primary_location":{"id":"doi:10.1109/date.2011.5763117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060720664","display_name":"Jianliang Gao","orcid":"https://orcid.org/0000-0002-9363-9908"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]},{"id":"https://openalex.org/I139660479","display_name":"Central South University","ror":"https://ror.org/00f1zfq44","country_code":"CN","type":"education","lineage":["https://openalex.org/I139660479"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Jianliang Gao","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China","School of Information Science and Engineering, Central South University, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]},{"raw_affiliation_string":"School of Information Science and Engineering, Central South University, China","institution_ids":["https://openalex.org/I139660479"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016864694","display_name":"Yinhe Han","orcid":"https://orcid.org/0000-0003-0904-6681"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yinhe Han","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079258934","display_name":"Xiaowei Li","orcid":"https://orcid.org/0000-0001-6333-4313"},"institutions":[{"id":"https://openalex.org/I4210090176","display_name":"Institute of Computing Technology","ror":"https://ror.org/0090r4d87","country_code":"CN","type":"facility","lineage":["https://openalex.org/I19820366","https://openalex.org/I4210090176"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaowei Li","raw_affiliation_strings":["Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China"],"affiliations":[{"raw_affiliation_string":"Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy and Sciences, China","institution_ids":["https://openalex.org/I4210090176"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5060720664"],"corresponding_institution_ids":["https://openalex.org/I139660479","https://openalex.org/I4210090176"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.15091638,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7450211644172668},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7144308090209961},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7142663598060608},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.640605092048645},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.5705336928367615},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5643416047096252},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5450133085250854},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.5376696586608887},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.518555223941803},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.46882933378219604},{"id":"https://openalex.org/keywords/data-retention","display_name":"Data retention","score":0.4566355049610138},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.45303356647491455},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.44086840748786926},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4313862919807434},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.41767364740371704},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.27060821652412415},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.10620883107185364}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7450211644172668},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7144308090209961},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7142663598060608},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.640605092048645},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.5705336928367615},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5643416047096252},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5450133085250854},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.5376696586608887},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.518555223941803},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.46882933378219604},{"id":"https://openalex.org/C2780866740","wikidata":"https://www.wikidata.org/wiki/Q5227345","display_name":"Data retention","level":2,"score":0.4566355049610138},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.45303356647491455},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.44086840748786926},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4313862919807434},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.41767364740371704},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.27060821652412415},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.10620883107185364},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/date.2011.5763117","is_oa":false,"landing_page_url":"https://doi.org/10.1109/date.2011.5763117","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 Design, Automation & Test in Europe","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W2028504835","https://openalex.org/W2101740426","https://openalex.org/W2106883354","https://openalex.org/W2115016296","https://openalex.org/W2119677575","https://openalex.org/W2122146819","https://openalex.org/W2126647846","https://openalex.org/W2129981070","https://openalex.org/W2142295179","https://openalex.org/W2145913625","https://openalex.org/W2146210365","https://openalex.org/W2148960378","https://openalex.org/W2155538747","https://openalex.org/W2160750435","https://openalex.org/W3145813894","https://openalex.org/W4234808241","https://openalex.org/W6675325827","https://openalex.org/W6676334032","https://openalex.org/W6676992624","https://openalex.org/W6678329786","https://openalex.org/W6683203273"],"related_works":["https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2559451387","https://openalex.org/W4249038728","https://openalex.org/W3006003651","https://openalex.org/W2617666058","https://openalex.org/W1999924508","https://openalex.org/W4231008241","https://openalex.org/W2125201667"],"abstract_inverted_index":{"A":[0],"critical":[1],"concern":[2],"for":[3,90],"post-silicon":[4],"debug":[5],"is":[6],"the":[7,11,29,52,91,96,107,130],"need":[8],"to":[9,44,75],"control":[10,23],"chip":[12],"at":[13],"clock":[14,20,30,111],"cycle":[15],"level.":[16],"In":[17,47],"a":[18,33,66],"single":[19],"chip,":[21],"run-stop":[22],"can":[24,126],"be":[25,127],"implemented":[26],"by":[27],"gating":[28],"signal":[31],"using":[32,113],"stop":[34],"signal.":[35],"However,":[36],"data":[37,54,57,60,77,80,108,121,124],"invalidation":[38],"might":[39],"occur":[40],"when":[41,62],"it":[42],"comes":[43],"multiple-clock":[45,67],"chips.":[46],"this":[48],"paper,":[49],"we":[50,70],"analyze":[51],"possible":[53],"invalidation,":[55],"including":[56],"repetition":[58,78,122],"and":[59,64,79,84,105,123],"loss,":[61],"stopping":[63],"resuming":[65],"chip.":[68],"Furthermore,":[69],"propose":[71],"an":[72],"efficient":[73],"solution":[74],"eliminate":[76],"loss.":[81],"Theoretical":[82],"analysis":[83],"simulation":[85],"experiments":[86],"are":[87],"both":[88,120],"conducted":[89],"proposed":[92,97,131],"solution.":[93],"We":[94],"implement":[95],"Design-for-Debug":[98],"(DfD)":[99],"circuit":[100],"with":[101,129],"SMIC":[102],"0.18\u03bcm":[103],"technology":[104],"simulate":[106],"transfer":[109],"across":[110],"domains":[112],"SPICE":[114],"tool.":[115],"The":[116],"results":[117],"show":[118],"that":[119],"loss":[125],"avoided":[128],"solution,":[132],"even":[133],"if":[134],"metastability":[135],"occurs.":[136]},"counts_by_year":[{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}